Placement Problems Arising From Automatic Logic Compilation (thesis)
Automatic logic compilation is the process of taking an input description consisting of Boolean logic equations and outputting an IC layout mask description implementing the equations. There are a number of problems that must be solved by the compiler. In this thesis, we shall discuss some placement
problems that arose during the building of a logic compiler, the Weinberger Array Generator.