

Data Movement

- Load a constant into a register

0	4	imm22
29	24	
31	21	

e.g.: direct addressing

```
set a,%g1
ld [%g1],%g2
sethi %hi(a),%g1
or %lo(a),%g1
ld [%g1],%g2
```

faster alternative (2 instead of 3 ticks):

```
sethi %hi(a),%g1
ld [%g1+%lo(a)],%g2
```

- Clearing registers and memory: note the use of %g0 to stand for 0

```
add %g0,%g0,%o1
st %g0,[%i1]
stb %g0,[%i1]
```

Arithmetic Instructions

- General form

- and must be registers; may be a register or a signed 13-bit number
- add %o1,%o2,%g3
- sub %i1,2,%g3
- Some SPARCs have no multiply and divide instructions see Appendix E of the SPARC Architecture Manual, §4.10 in Paul
- Standard run-time library provides multiply and divide routines
 - .mul .rem .div signed arithmetic
 - .umul .urem .udiv unsigned arithmetic

Bitwise Logical Instructions

- General form

- Corresponding C bitwise operators: is a register or a signed 13-bit number

```
and      =      &
andn     =      & ~
or       =      |
orn      =      | ~
xor      =      ^
xnor     =      ^ ~
```

Synthetic Instructions

- *Synthetic instructions* or *pseudo-instructions* are implemented by the *assembler* by one or more “real” instructions

SYNTHETIC

move register to register

```
mov src,dst
```

clear register, memory

```
clr reg
```

```
clr [address]
```

negate

```
neg dst
```

```
neg src,dst
```

increment/decrement

```
inc dst
```

```
dec dst
```

REAL

```
or %g0,src,dst
```

```
add %g0,%g0,reg
```

```
st %g0,[address]
```

```
sub %g0,dst,dst
```

```
sub %g0,src,dst
```

```
add dst,1,dst
```

```
sub dst,1,dst
```

- See page 85 in the SPARC Manual and Appendix C in Paul

Shift Instructions

- General form

31	29	24	18	13	12	4
10		sll = 100101 sr1 = 100110 sra = 100111		src		0
10		reg		src		1
				00000000		0..31

- Instruction format
- Vacated bits: sll or sr1 fill with 0s, sra fills with sign bit
- For 2's complement numbers
sra *reg, n, reg* divides *reg* by
sla *reg, n, reg* multiplies *reg* by
shift instructions do *not* modify the condition codes

Bitwise Logical Instructions, cont'd

- Complement

2's complement	neg <i>reg</i>	sub %g0, <i>reg</i> , <i>reg</i>
1's complement	not <i>reg</i>	xnor <i>reg</i> , %g0, <i>reg</i>
- Synthetic instructions

btcst <i>bits, reg</i>	andcc <i>reg, bits</i> , %g0
bset <i>bits, reg</i>	or <i>reg, bits, reg</i>
bclr <i>bits, reg</i>	andn <i>reg, bits, reg</i>
btcog <i>bits, reg</i>	xor <i>reg, bits, reg</i>

 e.g.,
 btcst 0x8, %g1

Floating Point Instructions, cont'd

- Comparison and branching

F cmp[sdq]	<i>src1, src2</i>	floating point compare
-------------------	-------------------	------------------------

- 4 floating point condition codes

E equal
L less than
G greater than
U unordered

- Use these condition codes with floating point conditional branches
see page 38 in SPARC Architecture Manual, §11.5 in Paul

- Floating point conversions

f lsdq[coi]	<i>src1, src2</i>	convert single/double/quad to signed integer
f lco[lsdq]	<i>src1, src2</i>	convert integer to single/double/quad
f itox	rounds toward 0; register holds an integer	
f lsdq[co[lsdq]	<i>src1, src2</i>	convert between floating point formats

Floating Point Instructions

- Floating point instructions are performed using the floating point unit (FPU);
- 32 floating point registers: %f0 — %f31
- Floating point load and store instructions:

ld	[<i>address</i>], <i>freg</i>
ladd	[<i>address</i>], <i>freg</i>
st	<i>freg</i> , [<i>address</i>]
std	<i>freg</i> , [<i>address</i>]

 doubles use even-odd register pair

- Other instructions: *src*, *src1*, *src2*, *dst* denote floating point registers

f movs	<i>src, dst</i>	move; double/quad takes 2/4 f movs
f negs	<i>src, dst</i>	negate; double/quad takes 1/3 f movs
f abs	<i>src, dst</i>	absolute value; double/quad takes 1/3 f movs
f sgt[lsdq]	<i>src, dst</i>	square root
f add[lsdq]	<i>src1, src2, dst</i>	addition
f sub[lsdq]	<i>src1, src2, dst</i>	subtraction
f mul[lsdq]	<i>src1, src2, dst</i>	multiplication
f div[lsdq]	<i>src1, src2, dst</i>	division