
# Precept 17 Week 10, Mon/Tue

# Princeton University COS 217: Introduction to Programming Systems ARMv8 Architecture

## Memory Chip





# Princeton University COS 217: Introduction to Programming Systems ARMv8 Registers

# **General Registers**

Name	Bits 63-0	Bits 31-0	Description	Call Convention
r0	x0	wO	Argument 0, scratch, return value	caller-saved
r1	x1	w1	Argument 1, scratch	caller-saved
r2	x2	w2	Argument 2, scratch	caller-saved
r3	x3	w3	Argument 3, scratch	caller-saved
r4	х4	w4	Argument 4, scratch	caller-saved
r5	x5	w5	Argument 5, scratch	caller-saved
r6	х6	w6	Argument 6, scratch	caller-saved
r7	x7	w7	Argument 7, scratch	caller-saved
r8	x8	w8	Indirect result location (XR)	
r9	х9	w9	Scratch	caller-saved
r10	x10	w10	Scratch	caller-saved
r11	x11	w11	Scratch	caller-saved
r12	x12	w12	Scratch	caller-saved
r13	x13	w13	Scratch	caller-saved
r14	x14	w14	Scratch	caller-saved
r15	x15	w15	Scratch	caller-saved
r16	x16	w16	Intra-procedure call (IP0)	
r17	x17	w17	Intra-procedure call (IP1)	
r18	x18	w18	Platform register (PR)	
r19	x19	w19	Local variable	callee-saved
r20	x20	w20	Local variable	callee-saved
r21	x21	w21	Local variable	callee-saved
r22	x22	w22	Local variable	callee-saved
r23	x23	w23	Local variable	callee-saved
r24	x24	w24	Local variable	callee-saved
r25	x25	w25	Local variable	callee-saved
r26	x26	w26	Local variable	callee-saved
r27	x27	w27	Local variable	callee-saved
r28	x28	w28	Local variable	callee-saved
r29	x29	w29	Frame pointer (FP)	
r30	x30	w30	Procedure link register (LR)	

## **Special Registers**

Name	Bits 63-0	Bits 31-0	Description
zr	xzr	wzr	Zero register
sp	sp	wsp	Stack pointer
рс	рс		Program counter
pstate		pstate	Processor state; contains the N, Z, C, and V condition flags

# Princeton University COS 217: Introduction to Programming Systems A Subset of ARMv8 Assembly Language

Simplifying assumptions: We will consider only programs whose functions:

- · do not use floating point values,
- have parameters that are integers or addresses (but not structures),
- have return values that are integers or addresses (but not structures), and
- have no more than 8 parameters.

#### **Comments**

// This is a comment

### **Label Definitions**

symbol:

Record the fact that symbol is a label that marks the current location within the current section

### **Directives**

```
.section .sectionname
```

Make the sectionname section the current section; sectionname may be text, rodata, data, or bss

.size symbol, expr

Set the size associated with symbol to the value of expression expr

.skip n

Skip n bytes of memory in the current section

.byte value1, value2, ...

Allocate one byte of memory containing value1, one byte of memory containing value2, ... in the current section

.short value1, value2, ...

Allocate two bytes (a half word) of memory containing value1, two bytes (a half word) of memory containing value2, ... in the current section

.word value1, value2, ...

Allocate four bytes (a word) of memory containing value1, four bytes (a word) of memory containing value2, ... in the current section

.quad value1, value2, ...

Allocate eight bytes (an extended word) of memory containing value1, eight bytes (an extended word) of memory containing value2, ... in the current section

.ascii "string1", "string2", ...

Allocate memory containing the characters from string1, string2, ... in the current section .string "string1", "string2", ...

Allocate memory containing string1, string2, ..., where each string is '\0' terminated, in the current section

.equ symbol, expr

Define symbol to be an alias for the value of expression expr

symbol .req reg

Define symbol to be an alias for register reg



### **Instructions**

The following is a subset and simplification of information provided in the manual ARMv8 Instruction Set Overview.

#### Key

```
4 byte general register, or WZR
Wn
                4 byte general register, or WSP
Wn|WSP
                8 byte general register, or XZR
Xn
                8 byte general register, or SP
Xn | SP
                Immediate operand, that is, an integer
imm
                Memory address having one of these forms:
addr
                         [Xn]
                         [Xn, imm]
                         [Xn, Xm]
                         [Xn, Xm, 1s1 1] where the loaded/stored object consists of 2 bytes
                         [X_{\Pi}, X_{m}, 1s1 2] where the loaded/stored object consists of 4 bytes
                         [Xn, Xm, 1sl 3] where the loaded/stored object consists of 8 bytes
```

#### **Data Copy Instructions**

#### **Address Generation Instruction**

```
ADR Xd, symbol

Place in Xd the address denoted by label symbol
```

#### **Memory Access Instructions**

```
LDR Wd, addr
        Load 4 bytes from memory addressed by addr to Wd
LDR Xd, addr
        Load 8 bytes from memory addressed by addr to Xd
LDRB Wd, addr
        Load 1 byte from memory addressed by addr, then zero-extend it to Wd
LDRSB Wd, addr
        Load 1 byte from memory addressed by addr, then sign-extend it into Wd
LDRSB Xd, addr
        Load 1 byte from memory addressed by addr, then sign-extend it into Xd
LDRH Wd, addr
        Load 2 bytes from memory addressed by addr, then zero-extend it into Wd
LDRSH Wd, addr
        Load 2 bytes from memory addressed by addr, then sign-extend it into Wd
LDRSH Xd, addr
        Load 2 bytes from memory addressed by addr, then sign-extend it into Xd
```

LDRSW Xd, addr

Load 4 bytes from memory addressed by addr, then sign-extend it into Xd

STR Ws, addr

Store 4 bytes from Ws to memory addressed by addr

STR Xs, addr

Store 8 bytes from Xs to memory addressed by addr

STRB Ws, addr

Store 1 bytes from Ws to memory addressed by addr

STRH Ws, addr

Store 2 byes from Ws to memory addressed by addr

#### **Arithmetic Instructions**

ADD Wd|WSP, Ws|WSP, imm

Wd|WSP = Ws|WSP + imm

ADD Xd|SP, Xs|SP, imm

Xd|SP = Xs|SP + imm

ADD Wd|WSP, Ws|WSP, Wm

Wd|WSP = Ws|WSP + Wm

ADD Xd|SP, Xs|SP, Wm

Xd|SP = Xs|SP + Wm

ADD Xd|SP, Xs|SP, Xm

Xd|SP = Xs|SP + Xm

ADDS Wd, Ws|WSP, imm

 $Wd = Ws \mid WSP + imm$ , setting each condition flag to 0 or 1 based upon the result

ADDS Xd, Xs|SP, imm

 $Xd = Xs \mid SP + imm$ , setting each condition flag to 0 or 1 based upon the result

ADDS Wd, Ws|WSP, Wm

 $Wd = Ws \mid WSP + Wm$ , setting each condition flag to 0 or 1 based upon the result

ADDS Xd, Xs SP, Wm

 $Xd = Xs \mid SP + Wm$ , setting each condition flag to 0 or 1 based upon the result

ADDS Xd, Xs|SP, Xm

 $Xd = XS \mid SP + Xm$ , setting each condition flag to 0 or 1 based upon the result

ADC Wd, Ws, Wm

Wd = Ws + Wm + C

ADC Xd, Xs, Xm

Xd = Xs + Xm + C

ADCS Wd, Ws, Wm

Wd = Ws + Wm + C, setting each condition flag to 0 or 1 based upon the result

ADCS Xd, Xs, Xm

Xd = Xs + Xm + C, setting each condition flag to 0 or 1 based upon the result

SUB Wd|WSP, Ws|WSP, imm

Wd|WSP = Ws|WSP - imm

SUB Xd|SP, Xs|SP, imm

Xd|SP = Xs|SP - imm

SUB Wd|WSP, Ws|WSP, Wm

Wd|WSP = Ws|WSP - Wm

SUB Xd|SP, Xs|SP, Wm

Xd|SP = Xs|SP - Wm

SUB Xd|SP, Xs|SP, Xm

 $Xd \mid SP = Xs \mid SP - Xm$ 

SUBS Wd, Ws|WSP, imm

Wd = Ws | WSP - imm, setting each condition flag to 0 or 1 based upon the result

SUBS Xd, Xs | SP, imm

 $Xd = Xs \mid SP - imm$ , setting each condition flag to 0 or 1 based upon the result



```
SUBS Wd, Ws | WSP, Wm
       Wd = Ws \mid WSP - Wm, setting each condition flag to 0 or 1 based upon the result
SUBS Xd, Xs | SP, Wm
       Xd = Xs \mid SP - Wm, setting each condition flag to 0 or 1 based upon the result
SUBS Xd, Xs | SP, Xm
       Xd = Xs \mid SP - Xm, setting each condition flag to 0 or 1 based upon the result
MUL Wd, Ws, Wm
        Wd = Ws *
                    Wm
MUL Xd, Xs, Xm
       Xd = Xs * Xm
SDIV Wd, Ws, Wm
        Wd = Ws / Wm, treating source operands as signed
SDIV Xd, Xs, Xm
       Xd = Xs / Xm, treating source operands as signed
UDIV Wd, Ws, Wm
        Wd = Ws / Wm, treating source operands as unsigned
UDIV Xd, Xs, Xm
        Xd = Xs / Xm, treating source operands as unsigned
Logical Instructions
MVN Wd, Ws
        Wd = \sim Ws
MVN Xd, Xs
        Xd = \sim Xs
AND Wd|WSP, Ws, imm
        Wd|WSP = Ws \& imm
AND Xd|SP, Xs, imm
       Xd|SP = Xs \& imm
AND Wd, Ws, Wm
        Wd = Ws \& Wm
AND Xd, Xs, Xm
        Xd = Xs \& Xm
ANDS Wd, Ws, imm
        Wd = Ws & imm, setting condition flag N to 0 or 1 based upon the result, Z to 0 or 1 based
        upon the result, C to 0, and V to 0
ANDS Xd, Xs, imm
        Xd = Xs & imm, setting condition flag N to 0 or 1 based upon the result, Z to 0 or 1 based
        upon the result, C to 0, and V to 0
ANDS Wd, Ws, Wm
        Wd = Ws \& Wm, setting condition flag N to 0 or 1 based upon the result, Z to 0 or 1 based upon
        the result, C to 0, and V to 0
ANDS Xd, Xs, Xm
        XC = XS \in Xm, setting condition flag N to 0 or 1 based upon the result, Z to 0 or 1 based upon
        the result, C to 0, and V to 0
ORR Wd|WSP, Ws, imm
        Wd|WSP = Ws \mid imm
ORR Xd|SP, Xs, imm
        Xd|SP = Xs \mid imm
ORR Wd, Ws, Wm
        Wd = Ws \mid Wm
ORR Xd, Xs, Xm
        Xd = Xs \mid Xm
EOR Wd|WSP, Ws, imm
        Wd|WSP = Ws ^ imm
```

EOR Xd|SP, Xs, imm

 $Xd \mid SP = Xs \land imm$ EOR Wd, Ws, Wm  $Wd = Ws \land Wm$ EOR Xd, Xs, Xm $Xd = Xs \land Xm$ 

#### **Shift Instructions**

LSL Wd, Ws, imm Wd = Ws << immLSL Xd, Xs, imm Xd = Xs << immLSL Wd, Ws, Wm Wd = Ws << WmLSL Xd, Xs, Xm Xd = Xs << XmLSR Wd, Ws, imm Wd = Ws >> imm (logical shift)LSR Xd, Xs, imm  $Xd = Xs \gg imm$  (logical shift) LSR Wd, Ws, Wm  $Wd = Ws \gg Wm \text{ (logical shift)}$ LSR Xd, Xs, Xm Xd = Xs >> Xm(logical shift) ASR Wd, Ws, imm Wd = Ws >> imm (arithmetic shift) ASR Xd, Xs, imm  $Xd = Xs \gg imm$  (arithmetic shift) ASR Wd, Ws, Wm  $Wd = Ws \gg Wm$  (arithmetic shift) ASR Xd, Xs, Xm  $Xd = Xs \gg Xm$  (arithmetic shift)

#### **Branch Instructions**

CMP Ws|WSP, imm
Alias for SUBS WZR, Ws|WSP, imm
CMP Xs|SP, imm
Alias for SUBS XZR, Xs|SP, imm
CMP Ws|WSP, Wm
Alias for SUBS WZR, Ws|WSP, Wm
CMP Xs|SP, Wm
Alias for SUBS XZR, Xs|SP, Wm
CMP Xs|SP, Xm
Alias for SUBS XZR, Xs|SP, Xm
B symbol

Jump to label symbol

Bcond symbol

Jump to label symbol if and only if cond is true, where cond is defined by this table:

Cond	Meaning	Condition Flags
EQ	Equal	Z==1
NE	Not equal	Z==0



LT LE GT GE	Signed less than Signed less than or equal Signed greater than Signed greater than or equal	N!=V N!=V    Z==1 N==V && Z==0 N==V
LO	Unsigned lower	C==0
LS	Unsigned lower or same	C==0    Z==1
HI	Unsigned higher	C==1 && Z==0
HS	Unsigned higher or same	C==1
MI	Minus (negative)	N==1
PL	Plus (positive or 0)	N==0
VS	Overflow set	V==1
VC	Overflow clear	V==0
CS	Carry set	C==1
CC	Carry clear	C==0

CBNZ Ws, symbol

Jump to label symbol if and only if Ws is not equal to zero

CBNZ Xs, symbol

Jump to label symbol if and only if Xs is not equal to zero

CBZ Ws, symbol

Jump to label symbol if and only if Ws is equal to zero

CBZ Xs, symbol

Jump to label symbol if and only if Xs is equal to zero

#### **Function Call/Return Instructions**

BL symbol

Place the address of the next sequential instruction in register X30, and jump to label symbol RET

Jump to the instruction which is at the address in register X30

Copyright © 2019 by Robert M. Dondero, Jr.

#### hello.c (Page 1 of 1)

#### hello.s (Page 1 of 1)

```
1: //-----
2: // hello.s
3: // Author: Bob Dondero and William Ughetta
          .saction .rodata
6:
7:
8: greetingStr:
9:
          .string "hello, world\n"
10:
11: //----
12:
          .section .data
13:
14:
15: //-----
16:
          .section .bss
17:
18:
20:
          .section .text
21:
22:
23:
          // Write "hello, world\n" to stdout. Return 0.
24:
25:
          // int main(void)
          //-----
26:
27:
          // Must be a multiple of 16
           .equ MAIN_STACK_BYTECOUNT, 16
29:
30:
           .global main
31:
32:
33: main:
34:
          // Prolog
35:
                 sp, sp, MAIN_STACK_BYTECOUNT
          aub
36:
                 x30, [sp]
37:
38:
39:
           // printf("hello, world\n")
          adr
                x0, greetingStr
40:
41:
                 printf
42:
          // Epilog and return 0
43:
                 w0, 0
44:
          MOV
                 x30, [sp]
          ldr
45:
                  sp, sp, MAIN_STACK_BYTECOUNT
46:
           add
           ret
47:
48:
           .size main, (. - main)
49:
```





# (11)

## **Precept Activity Instructions:**

- Write some instructions in Assembly Language:
  - O Copy from one register to another: (W1 = W2, X4 = X3)
  - Load instruction: (load 4 bytes to W1 from address in X2)
     What is contained in W1 after the execution of this instruction?
     What is contained in X2 after the execution of this instruction?
     What would happen if we loaded into W1 from address in X1?
  - Load instruction: (load 8 bytes to X1 from address in X2)
     What is contained in X1 after the execution of this instruction?
     What is contained in X2 after the execution of this instruction?
     What would happen if we loaded into X1 from address in X1?
  - Arithmetic instruction: (X3=X1+X2, X2=X2+1)
- What is the difference between ldr and ldrb? str and strb?
- Write the instructions for the following tasks:
  - o Load 1 byte from memory addressed by X2, zero-extended into W1
  - o Store 1 byte from W1 to memory addressed by X2

# Precept Activity Answers:

- Write some instructions in Assembly Language:
  - Copy from one register to another: (W1 = W2, X4 = X3)
     mov w1, w2
     mov x4, x3
  - Load instruction: (load 4 bytes to W1 from address in X2)
     ldr w1, [x2]

What is contained in W1 after the execution of this instruction? w1 contains the value in the four bytes copied from memory, beginning at the location pointed to by the address in x2.

What is contained in X2 after the execution of this instruction? x2 still contains the same address.

What would happen if we loaded into W1 from the address in X1?

The address in x1 would be overwritten by the value in memory pointed to by the original address in x1.

Load instruction: (load 8 bytes to X1 from address in X2)
 ldr x1, [x2]

What is contained in X1 after the execution of this instruction? x1 contains the value in the eight bytes copied from memory, beginning at the location pointed to by the address in x2.

What is contained in X2 after the execution of this instruction? x2 still contains the same address.

What would happen if we loaded into X1 from the address in X1?

The address in x1 would be overwritten by the value in memory pointed to by the original address in x1.

- Arithmetic instruction: (X3=X1+X2, X2=X2+1)
   add x3, x1, x2
   add x2, x2, 1 (alternative: add x2, x2, #1)
- What is the difference between Idr and Idrb? str and strb? Idr loads four or eight bytes from memory, depending on the destination register letter. Idrb loads one byte from memory. The destination is always a w register. str stores four or eight bytes into memory, depending on the source register letter. strb stores one byte into memory.
- Write the instructions for the following tasks:
  - Load 1 byte from memory addressed by X2, zero-extended into W1 ldrb w1, [x2]
  - Store 1 byte from W1 to memory addressed by X2 strb w1, [x2]