Topic 7: Intermediate Representation and Instruction Selection

COS 320

Compiling Techniques

Princeton University Spring 2018

Prof. David August

Intermediate Representations



Intermediate Representation (IR):

- An abstract machine language
- Expresses operations of target machine
- Not specific to any particular machine
- Independent of source language

IR code generation not necessary:

- Semantic analysis phase can generate real assembly code directly.
- Hinders portability and modularity.

Intermediate Representations

Suppose we wish to build compilers for n source languages and m target machines.

Case 1: no IR

- Need separate compiler for each source language/target machine combination.
- A total of n * m compilers necessary.
- Front-end becomes cluttered with machine specific details, back-end becomes cluttered with source language specific details.

Case 2: IR present

 \bullet Need just n front-ends, m back ends.

Intermediate Representations




FIGURE 7.1. Compilers for five languages and four target machines:
(left) without an IR, (right) with an IR.
From Modern Compiler Implementation in ML,
Cambridge University Press, ©1998 Andrew W. Appel

Properties of a Good IR

- Must be convenient for semantic analysis phase to produce.
- Must be convenient to translate into real assembly code for all desired target machines.
 - RISC processors execute operations that are rather simple.
 - * Examples: load, store, add, shift, branch
 - * IR should represent abstract load, abstract store, abstract add, etc.
 - CISC processors execute more complex operations.
 - * Examples: multiply-add, add to/from memory
 - * Simple operations in IR may be "clumped" together during instruction selection to form complex operations.

IR Representations

The IR may be represented in many forms:

Expression trees:

- exp: constructs that compute some value, possibly with side effects.
- stm: constructs that perform side effects and control flow.

IR Expression Trees

TREE continued:

Expressions

Expressions compute some value, possibly with side effects.

```
CONST(i) integer constant i
```

NAME (n) symbolic constant n corresponding to assembly language label (abstract name for memory address)

TEMP (t) temporary t, or abstract/virtual register t

BINOP (op, e_1 , e_2) e_1 op e_2 , e_1 evaluated before e_2

- integer arithmetic operators: PLUS, MINUS, MUL, DIV
- integer bit-wise operators: AND, OR, XOR
- integer logical shift operators: LSHIFT, RSHIFT
- integer arithmetic shift operator: ARSHIFT

Expressions

MEM(e) contents of wordSize bytes of memory starting at address e

- wordSize is defined in Frame module.
- if MEM is used as left operand of MOVE statement ⇒ store
- \bullet if MEM is used as right operand of MOVE statement \Rightarrow load

CALL (f, l) application of function f to argument list l

- \bullet subexpression f is evaluated first
- \bullet arguments in list l are evaluated left to right

ESEQ (s, e) the statement s evaluated for side-effects, e evaluated next for result

Statements

Statements have side effects and perform control flow.

```
MOVE (TEMP (t), e) evaluate e and move result into temporary t.
```

MOVE (MEM (e_1) , e_2) evaluate e_1 , yielding address a; evaluate e_2 , store result in wordSize bytes of memory stating at address a

EXP(e) evaluate expression e, discard result.

JUMP (e, labs) jump to address e

- ullet e may be literal label (NAME (l)), or address calculated by expression
- \bullet labs specifies all locations that e can evaluate to (used for dataflow analysis)
- jump to literal label l: JUMP (NAME (l), [l])

CJUMP (op, e_1, e_2, t, f) evaluate e_1 , then e_2 ; compare results using op; if true, jump to t, else jump to f

- EQ, NE: signed/unsigned integer equality and non-equality
- LT, GT, LE, GE: signed integer inequality
- ULT, UGT, ULE, UGE: unsigned integer inequality

Statements

```
SEQ (s_1, s_2) statement s_1 followed by s_2
```

 $\mathtt{LABEL}\,(l)$ label definition - constant value of l defined to be current machine code address

- similar to label definition in assembly language
- use NAME (l) to specify jump target, calls, etc.
- The statements and expressions in TREE can specify function bodies.
- Function entry and exit sequences are machine specific and will be added later.

Translation of Abstract Syntax

- if Absyn.exp computes value \Rightarrow Tree.exp
- ullet if Absyn.exp does not compute value \Rightarrow Tree.stm
- ullet if Absyn.exp has boolean value \Rightarrow Tree.stm and Temp.labels

- Ex "expression" represented as a Tree.exp
- Nx "no result" represented as a Tree.stm
- Cx "conditional" represented as a function. Given a false-destination label and a true-destination label, it will produce a Tree.stm which evaluates some conditionals and jumps to one of the destinations.

Translation of Abstract Syntax (Conditionals)

```
Conditional:
```

Translation of Abstract Syntax (Conditionals)

The three conversion functions:

```
val unEx: exp -> Tree.exp
val unNx: exp -> Tree.stm
val unCx: exp -> (Temp.label * Temp.label -> Tree.stm)
a := x > y:
   MOVE(TEMP(a), unEx(Cx(t,f) => ...)
unEx makes a Tree.exp even though e was Cx.
```

Translation of Abstract Syntax

Implementation of function UnEx:

Translation of Abstract Syntax

- Recall type and value environments tenv, venv.
- The function transVar return a record {exp, ty} of Translate.exp and Types.ty.
- exp is no longer a place-holder

Simple Variables

• Case 1: variable v declared in current procedure's frame

```
InFrame(k):
   MEM(BINOP(PLUS, TEMP(FP), CONST(k)))
 k: offest in own frame
 FP is declared in FRAME module.
• Case 2: variable v declared in temporary register
```

```
InReg(t_103):
 TEMP(t 103)
```

Simple Variables

 \bullet Case 3: variable v not declared in current procedure's frame, need to generate IR code to follow static links

```
InFrame(k_n):
  MEM(BINOP(PLUS, CONST(k_n),
      MEM(BINOP(PLUS, CONST(k_n-1),
           MEM(BINOP(PLUS, CONST(k_2),
               MEM(BINOP(PLUS, CONST(k_1), TEMP(FP))))))))
k_1, k_2,..., k_{n-1}: static link offsets
k n: offset of v in own frame
```

Simple Variables

To construct simple variable IR tree, need:

- l_f : level of function f in which v used
- l_q : level of function g in which v declared
- MEM nodes added to tree with static link offsets $(k_1, ..., k_{n-1})$
- When l_q reached, offset k_n used.

Array Access

```
Given array variable a,
    &(a[0]) = a
    &(a[1]) = a + w, where w is the word-size of machine
    &(a[2]) = a + (2 * w)
    ...

Let e be the IR tree for a:
a[i]:
    MEM(BINOP(PLUS, e, BINOP(MUL, i, CONST(w))))

Compiler must emit code to check whether i is out of bounds.
```

Record Access

Conditional Statements

```
if e_1 then e_2 else e_3

• Treat e_1 as Cx expression \Rightarrow apply unCx.

• Treat e_2, e_3 as Ex expressions \Rightarrow apply unEx.

Ex (ESEQ (SEQ (unCx (e1) (t, f), SEQ (LABEL (t), SEQ (MOVE (TEMP (r), unEx (e2)), SEQ (JUMP (NAME (join)), SEQ (LABEL (f), SEQ (MOVE (TEMP (r), unEx (e3)), LABEL (join))))))

TEMP (r)))
```

Strings

- All string operations performed by run-time system functions.
- In Tiger, C, string literal is constant address of memory segment initialized to characters in string.
 - In assembly, label used to refer to this constant address.
 - Label definition includes directives that reserve and initialize memory.

''foo'':

- 1. Translate module creates new label l.
- 2. Tree. NAME (l) returned: used to refer to string.
- String fragment "foo" created with label l. Fragment is handed to code emitter, which emits directives to initialize memory with the characters of "foo" at address l.

Strings

String Representation:

Pascal fixed-length character arrays, padded with blanks.

C variable-length character sequences, terminated by '/000'

Tiger any 8-bit code allowed, including '/000'

	"too"
label:	3
	f
	O
	O

Strings

- · Need to invoke run-time system functions
 - string operations
 - string memory allocation
- Frame.externalCall: string * Tree.exp -> Tree.exp

```
Frame.externalCall("stringEqual", [s1, s2])
```

- Implementation takes into account calling conventions of external functions.
- Easiest implementation:

```
fun externalCall(s, args) =
   T.CALL(T.NAME(Temp.namedlabel(s)), args)
```

Array Creation

```
type intarray = array of int
var a:intarray := intarray[10] of 7
Call run-time system function initArray to malloc and initialize array.
Frame.externalCall("initArray", [CONST(10), CONST(7)])
```

Record Creation

- allocRecord is an external function which allocates space and returns address.
- result is address returned by allocRecord.

While Loops

One layout of a while loop:

```
while CONDITION do BODY

test:
    if not(CONDITION) goto done
    BODY
    goto test
done:
```

A **break** statement within body is a JUMP to label done. transExp and transDec need formal parameter "break":

- passed done label of nearest enclosing loop
- needed to translate breaks into appropriate jumps
- when translating while loop, transExp recursively called with loop done label in order to correctly translate body.

For Loops

Basic idea: Rewrite AST into let/while AST; call transExp on result.

```
for i := lo to hi do
   body

Becomes:
   let
    var i := lo
    var limit := hi
   in
    while (i <= limit) do
        (body;
        i := i + 1)
   end</pre>
```

Complication:

If limit == maxint, then increment will overflow in translated version.

Function Calls

```
f(a1, a2, ..., an) => CALL(NAME(l_f), sl::[e1, e2, ..., en])
```

- sl static link of f (computable at compile-time)
- To compute static link, need:
 - l_f : level of f
 - 1_g: level of g, the calling function
- Computation similar to simple variable access.

Declarations

Consider type checking of "let" expression:

```
fun transExp(venv, tenv) =
...
| trexp(A.LetExp{decs, body, pos}) =
    let
      val {venv = venv', tenv = tenv'} =
         transDecs(venv, tenv, decs)
    in
      transExp(venv', tenv') body
    end
```

- Need level, break.
- What about variable initializations?

Declarations

Consider type checking of "let" expression:

```
fun transExp(venv, tenv) =
...
| trexp(A.LetExp{decs, body, pos}) =
    let
      val {venv = venv', tenv = tenv'} =
         transDecs(venv, tenv, decs)
      in
         transExp(venv', tenv') body
      end
```

- Need level, break.
- What about variable initializations?

Function Declarations

- Cannot specify function headers with IR tree, only function bodies.
- Special "glue" code used to complete the function.
- Function is translated into assembly language segment with three components:
 - prologue
 - body
 - epilogue

Function Prolog

Prologue precedes body in assembly version of function:

- 1. Assembly directives that announce beginning of function.
- 2. Label definition for function name.
- 3. Instruction to adjust stack pointer (SP) allocate new frame.
- Instructions to save escaping arguments into stack frame, instructions to move nonescaping arguments into fresh temporary registers.
- 5. Instructions to store into stack frame any callee-save registers used within function.

Function Epilog

Epilogue follows body in assembly version of function:

- 6. Instruction to move function result (return value) into return value register.
- 7. Instructions to restore any *callee-save* registers used within function.
- 8. Instruction to adjust stack pointer (SP) deallocate frame.
- 9. Return instructions (jump to return address).
- 10. Assembly directives that announce end of function.
- Steps 1, 3, 8, 10 depend on exact size of stack frame.
- These are generated late (after register allocation).
- Step 6:

```
MOVE(TEMP(RV), unEx(body))
```

Fragments

- Each function declaration translated into fragment.
- Fragment translated into assembly.
- body field is instruction sequence: 4, 5, 6, 7
- frame contains machine specific information about local variables and parameters.

Problem with IR Trees

Problem with IR trees generated by the Translate module:

- Certain constructs don't correspond exactly with real machine instructions.
- Certain constructs interfere with optimization analysis.
- CJUMP jumps to either of two labels, but conditional branch instructions in real machine only jump to *one* label. On false condition, fall-through to next instruction.
- ESEQ, CALL nodes within expressions force compiler to evaluate subexpression in a particular order. Optimization can be done most efficiently if subexpressions can proceed in any order.
- CALL nodes within argument list of CALL nodes cause problems if arguments passed in specialized registers.

Solution: Canonicalizer

Canonicalizer



Canonicalizer takes Tree.stm for each function body, applies following transforms:

- 1. Tree.stm becomes Tree.stm list, list of canonical trees. For each tree:
 - No SEQ, ESEQ nodes.
 - Parent of each CALL node is EXP(...) or MOVE (TEMP(t), ...)
- 2. Tree.stm list becomes Tree.stm list list, statements grouped into basic blocks
 - A basic block is a sequence of assembly instructions that has one entry and one exit point.
 - First statement of basic block is LABEL.
 - Last statement of basic block is JUMP, CJUMP.
 - No LABEL, JUMP, CJUMP statements in between
- 3. Tree.stm list list becomes Tree.stm list
 - Basic blocks reordered so every CJUMP immediately followed by false label.
 - Basic blocks flattened into individual statements.

Instruction Selection



Instruction Selection

- Process of finding set of machine instructions that implement operations specified in IR tree.
- Each machine instruction can be specified as an IR tree fragment → tree pattern
- Goal of instruction selection is to cover IR tree with non-overlapping tree patterns.

Our Architecture

- Load/Store architecture
- Relatively large, general purpose register file
 - Data or addresses can reside in registers (unlike Motorola 68000)
 - Each instruction can access any register (unlike x86)
- r_0 always contains zero.
- Each instruction has latency of one cycle.
- Execution of only one instruction per cycle.

Our Architecture

Arithmetic:

 $\begin{array}{lll} \text{ADD} & r_d = r_{s1} + r_{s2} \\ \text{ADDI} & r_d = r_s + c \\ \text{SUB} & r_d = r_{s1} - r_{s2} \\ \text{SUBI} & r_d = r_s - c \\ \text{MUL} & r_d = r_{s1} * r_{s2} \\ \text{DIV} & r_d = r_{s1} / r_{s2} \end{array}$

Memory:

 $\begin{array}{ll} \text{LOAD} & r_d = M[r_s + c] \\ \text{STORE} & M[r_{s1} + c] = r_{s2} \\ \text{MOVEM} & M[r_{s1}] = M[r_{s2}] \end{array}$

Pseudo-ops

Pseudo-op - An assembly operation which does not have a corresponding machine code operation. Pseudo-ops are resolved during assembly.


$$\begin{array}{lll} \text{MOV} & r_d = r_s \\ \text{MOV} & r_d = r_s \\ \text{MOVI} & r_d = r_s \\ \text{MOVI} & r_d = c \\ \end{array} \right| \begin{array}{ll} \text{ADDI} & r_d = r_s + 0 \\ \text{ADD} & r_d = r_{s1} + r_0 \\ \text{ADDI} & r_d = r_0 + c \\ \end{array}$$

 $(Pseudo-op\ can\ also\ mean\ assembly\ directive,\ such\ as\ \verb|.align|.)$


Instruction Tree Patterns


Name	Effect	Trees
_	r_i	TEMP 6
ADD	$r_i - r_j + r_k$	+
MUL	$r_i = r_j \times r_k$	
SUB	$r_i - r_j - r_k$,
DIV	$r_i r_j / r_k$	Y
ADDI	$r_i r_j + c$	CONST CONST CONST 7
SUBI	r_i r_j c	CONST
LOAD	$r_i = M[r_j +$	c] MEM MEM MEM MEM MEM LONST CONST CONST

Instruction Tree Patterns



Example





Individual Node Selection

```
ADDI r1 = r0 + offset_a
ADD r2 = r1 + FP
LOAD r3 = M[r2 + 0]

ADDI r4 = r0 + 4
MUL r5 = r4 * r_i


ADD r6 = r3 + r5

ADDI r7 = r0 + offset_x
ADD r8 = r7 + FP
LOAD r9 = M[r8 + 0]

STORE M[r6 + 0] = r9
```

9 registers, 10 instructions

Random Tiling



Random Tiling

```
ADDI
      r1 = r0 + offset a
ADD
       r2 = r1 + FP
LOAD
       r3 = M[r2 + 0]
ADDI
      r4 = r0 + 4
       r5 = r4 * r_i
MUL
ADD
       r6 = r3 + r5
ADDI r7 = r0 + offset_x
ADD
       r8 = r7 + FP
MOVEM M[r6] = M[r8]
Saves a register (9 \rightarrow 8) and an instruction (10 \rightarrow 9).
```


Node Selection

- There exist many possible tilings want tiling/covering that results in instruction sequence of *least cost*
 - Sequence of instructions that takes least amount of time to execute.
 - For single issue fixed-latency machine: fewest number of instructions.
- Suppose each instruction has fixed cost:
 - Optimum Tiling: tiles sum to lowest possible value globally "the best"
 - Optimal Tiling: no two adjacent tiles can be combined into a single tile of lower cost - locally "the best"
 - Optimal instruction selection easier to implement than Optimum instruction selection
 - Optimal is roughly equivalent to Optimum for RISC machines.
 - Optimal and Optimum are noticeably different for CISC machines.
- Instructions are not self-contained with individual costs.

Optimal Instruction Selection:

Maximal Munch

- Cover root node of IR tree with largest tile t that fits (most nodes)
 - Tiles of equivalent size ⇒ arbitrarily choose one.
- \bullet Repeat for each subtree at leaves of t.
- Generate assembly instructions in reverse order instruction for tile at root emitted last.



Maximal Munch

```
LOAD r3 = M[FP + offset_a]

ADDI r4 = r0 + 4

MUL r5 = r4 * r_i

ADD r6 = r3 + r5

ADD r8 = FP + offset_x

MOVEM M[r6] = M[r8]
```

5 registers, 6 instructions

Assembly Representation

```
structure Assem = struct
  type reg = string
  type temp = Temp.temp
  type label = Temp.label

datatype instr = OPER of
  {assem: string,
    dst: temp list,
    src: temp list,
    jump: label list option}
  | ...
end
```

Codegen

```
fun codegen(frame) (stm: Tree.stm):Assem.instr list =
let
  val ilist = ref(nil: Assem.instr list)
  fun emit(x) = ilist := x::!ilist
  fun munchStm: Tree.stm -> unit
  fun munchExp: Tree.exp -> Temp.temp
in
  munchStm(stm);
  rev(!ilist)
end
```

Statement Munch

```
fun munchStm(
 T.MOVE(T.MEM(T.BINOP(T.PLUS, e1, T.CONST(c))), e2)
      emit(Assem.OPER{assem="STORE M['s0 + " ^
                            int(c) ^ "] = 's1\n",
                      src=[munchExp(e1), munchExp(e2)],
                      dst=[],
                      jump=NONE })
  \mid munchStm(T.MOVE(T.MEM(e1), T.MEM(e2))) =
      emit(Assem.OPER{assem="MOVEM M['s0] = M['s1] \n"}
                      src=[munchExp(e1), munchExp(e2)],
                      dst=[],
                      jump=NONE })
  munchStm(T.MOVE(T.MEM(e1), e2)) =
      emit(Assem.OPER{assem="STORE M['s0] = 's1\n"
                       src=[munchExp(e1), munchExp(e2)],
                       dst=[],
                       jump=NONE })
```

Expression Munch

Expression Munch

Optimum Instruction Selection

- Find optimum solution for problem (tiling of IR tree) based on optimum solutions for each subproblem (tiling of subtrees)
- Use Dynamic Programming to avoid unnecessary recomputation of subtree costs.
- cost assigned to every node in IR tree
 - Cost of best instruction sequence that can tile subtree rooted at node.
- Algorithm works bottom-up (Maximum Munch is top-down) Cost of each subtree $s_i(c_i)$ has already been computed.
- ullet For each tile t of cost c that matches at node n, cost of matching t is:

$$c_t + \sum_{\text{all leaves } i \text{ of } t} c_i$$

• Tile is chosen which has minimum cost.

Optimum Instruction Selection - Example

```
MEM(BINOP(PLUS, CONST(1), CONST(2))))

MEM(PLUS(CONST(1), CONST(2)))

MEM

PLUS


CONST CONST

1 2
```

Optimum Instruction Selection - Example

Step 1: Find cost of root node


(a,b): a is minimum cost, b is corresponding pattern number



Consider PLUS node:

Pattern	Cost	Leaves Cost	Total
(2) PLUS(e1, e2)	1	2	3
(6) PLUS(CONST(c), e1)	1	1	2
(7) PLUS(e1, CONST(c))	1	1	2


Optimum Instruction Selection – Example



Consider MEM node:

Pattern	Cost	Leaves Cost	Total
(13) MEM(e1)	1	2	3
(10) MEM(PLUS(e1, CONST(c))	1	1	2
(11) MEM(PLUS(CONST(c), e1)	1	1	2


Optimum Insruction Selection - Example




Step 2: Emit instructions

ADDI
$$r1 = r0 + 1$$

LOAD $r2 = M[r1 + 2]$



Optimum Instruction Selection - Big Example



Optimum Instruction Selection - Big Example

5 registers, 6 instructions

Optimal tree generated by Maximum Munch is also optimum...