Topic 9: Control Flow

COS 320

Compiling Techniques

Princeton University Spring 2016 Lennart Beringer



The Front End:

- 1. assumes the presence of an infinite number of registers to hold temporary variables.
- 2. introduces inefficiencies in the source to IR translation.
- 3. does a direct translation of programmer's code.
- 4. does not create pseudo-assembly tuned to the target architecture.
 - Not scheduled for machines with non-unit latency.
 - Not scheduled for wide-issue machines.

The Back End:

- 1. Maps infinite number of virtual registers to finite number of real registers \rightarrow register allocation
- 2. Removes inefficiencies introduced by front-end $\rightarrow optimizer$
- 3. Removes inefficiencies introduced by programmer $\rightarrow optimizer$
- 4. Adjusts pseudo-assembly composition and order to match target machine \rightarrow *sched*-*uler*

Research and development in back end is growing rapidly.

- Binary re-optimization
- Runtime optimization
- Optimizations requiring additional hardware support

ntel-HP codename for "Itanium"; uses compiler to identify parallelism)

Optimizationfor i := 0 to 10do a[i] = x;

ADDI $r1 = r0 + 0 \leftarrow r1$ holds loop index i

LOOP:

LOAD	r2	=	M[F	Ρ	+	a]
ADDI	r3	=	r0	+	4	
MUL	r4	=	r3	*	r1	
ADD	r5	=	r2	+	r4	
LOAD	r6	=	M[F	Ρ	+	x]
STORE	M[r	`5]	=	r6		

- \leftarrow load address of array a
- ← load constant 4
- \leftarrow calculate offset for index i
 - ← calculate address of a[i]

 \leftarrow load content of x

← store x in a[i]

ADDI r1 = r1 + 1 tincrement loop counter i

How can we optimize this code for code size/speed/resource usage/...?

for i := 0 to 10 Optimization do a[i] = x;r1 = r0 + 0

 \leftarrow r1 holds loop index i ADDT

LOOP:

LOAD

ADDI MUL

ADD

LOAD

r2 = M[FP]+ a] r3 = r04 + * r4 = r3r1r5 = r2 + r4r6 = M[FP + x]STORE M[r5] = r6

- \leftarrow load address of array a
- ← load constant 4
- \leftarrow calculate offset for index i
 - ← calculate address of a[i]

 \leftarrow load content of x

 \leftarrow store x in a[i]

←increment loop counter i ADDI r1 = r1 + 1

BRANCH r1 <= 10, LOOP \leftarrow repeat, unless exit condition holds

Instructions not dependent of iteration count...

Loop invariant code removal... ...can be moved outside the loop!



BRANCH r1 <= 10, LOOP

Uses 6 virtual registers, only have 5 real registers...



Uses 6 virtual registers, only have 5 real registers...

Then, rename r6 to r4.

Scheduling

1	ADDI	r1	=	r0	+	0	
2	LOAD	r2	=	M[]	ŦΡ	+	A]
3	ADDI	r3	=	r0	+	4	
4	LOAD	r4	=	M[]	ŦΡ	+	X]
	LOOP:						
1	MUL	r5	=	r3	*	r	L
2							
3	ADD	r5	=	r2	+	r	5
4	STORE	M[1	<u>5</u>]	=	r4	1	
5	ADDI	r1	=	r1	+	1	
6	BRANCH	r1	<=	= 1(Э,	L	DOP

Multiply instruction takes 2 cycles...

Q: can we exploit this?

Scheduling

1	ADDI	r1	=	r0	+	0	
2	LOAD	r2	=	M[I	ŦΡ	+	A]
3	ADDI	r3	=	r0	+	4	
4	LOAD	r4	=	M[I	ŦΡ	+	X]
	LOOP:						
1	MUL	r5	=	r3	*	r	L
2							
3	ADD	r5	=	r2	+	r	5
4	STORE	М[1	<u>5</u>]	=	r4	1	
5	ADDI	r1	=	r1	+	1	
6	BRANCH	r1	<=	= 10),	ΓC	DOP

Multiply instruction takes 2 cycles...

A: can use the "empty slot" to execute some other instruction A, as long as A is independent (does not consume the value in r5)

Scheduling

1	ADDI	r1 = r0 + 0	1	таах	r1	_	r0 +	0
2	LOAD	r2 = M[FP + A]	т -	ADDI	тт	_		
Z	таах	$r_{3} - r_{0} + 4$	2	LOAD	r2	=	ΜĹϜΡ	+ A]
2	ADDI		3	ADDI	r3	=	r0 +	4
4	LOAD	r4 = M[FP + X]	4	LOAD	r4	=	M[FP	+ X]
	LOOP:							
1	MUL	r5 = r3 * r1		TOOL:				
2			1	MUL	r5	=	r3 *	r1
2	100		2	ADDI	r1	=	r1 +	1
3	ADD	r5 = r2 + r5	З		r5	=	r2 +	r5
4	STORE	M[r5] = r4			т.) МГ-	-		1
5	ADDT	r1 = r1 + 1	4	STORE	IM []	<u>[5]</u>	$= r^{2}$	±
<i>c</i>			5	BRANCH	r1	<=	= 10,	LOOP
ю	BRANCH	T <= 10, LOOP						

Multiply instruction takes 2 cycles...

Can use the "empty slot" to execute some other instruction A, as long as A is independent (does not consume the value in r5)

Backend analyses and tranformations



- Control Flow Analysis determines the how instructions are fetched during execution.
- Control Flow Analysis precedes dataflow analysis.
- Dataflow analysis determines how data flows among instructions.
- Dataflow analysis precedes optimization, register allocation, and scheduling.

Control Flow Analysis determines the how instructions are *fetched* during execution.

• Control Flow Graph - graph of instructions with directed edge $I_i \rightarrow I_j$ iff I_j can be executed immediately after I_i .

1 r1 = 0

LOOP:

- 2 r1 = r1 + 1 3 r2 = r1 & 1
- 4 BRANCH r2 == 0, ODD
- 5 r3 = r3 + 1

6 JUMP NEXT

ODD:

7 r4 = r4 + 1

NEXT:

8 BRANCH r1 <= 10, LOOP

1 r1 = 0

LOOP:

2 r1 = r1 + 1 3 r2 = r1 & 1 4 BRANCH r2 == 0, ODD 5 r3 = r3 + 1 6 JUMP NEXT

ODD:

7 r4 = r4 + 1

NEXT:

8 BRANCH r1 <= 10, LOOP



- Basic Block run of code with single entry and exit.
- Control flow graph of basic blocks more convenient.
- Determine by the following:
 - 1. Find *leaders*:
 - (a) First statement
 - (b) Targets of conditional and unconditional branches
 - (c) Instructions that follow branches
 - 2. Basic blocks are leader up to, but not including next leader.

(extra labels and jumps mentioned in previous lecture now omitted for simplicity)

CFG of Basic Blocks



Constant Propagation:



Constant Propagation:



What about this:



Constant Propagation:



Illegal if r1=4 does not hold in the other incoming arc! -- Need to analyze which basic blocks are guaranteed to have been executed prior to join.

- Assume every Control Flow Graph (CFG) has start node s₀ with no predecessors.
- Node d dominates node n if every path of directed edges from s_0 to n must go through d.
- Every node dominates itself.

- Assume every Control Flow Graph (CFG) has start node s₀ with no predecessors.
- Node d dominates node n if every path of directed edges from s_0 to n must go through d.
- Every node dominates itself.
- Consider:



- If d dominates each of the p_i , then d dominates n.
- If d dominates n, then d dominates each of the p_i .

Dominator Analysis

- If d dominates each of the p_i , then d dominates n.
- If d dominates n, then d dominates each of the p_i .
- Dom[n] = set of nodes that dominate node n.
- N = set of all nodes.
- starting point: n dominated by all nodes • Computation:

 - 1. $Dom[s_0] = \{s_0\}.$ 2. for $n \in N \{s_0\}$ do Dom[n] = N
 - 3. while (changes to any Dom[n] occur) do

4. for
$$n \in N - \{s_0\}$$
 do

5. $Dom[n] = \{n\} \cup (\bigcap_{p \in pred[n]} Dom[p]).$

nodes that dominate all predecessors of n



Task: fill in column Dom[n]



More concise information: immediate dominators/dominator tree.

- Every node $n \ (n \neq s_0)$ has exactly one immediate dominator IDom[n].
- $IDom[n] \neq n$
- IDom[n] dominates n

Hence: last dominator of n on any path from s0 to n is IDom[n]

• IDom[n] does not dominate any other dominator of n.



- Every node $n \ (n \neq s_0)$ has exactly one immediate dominator IDom[n].
- $\bullet \ IDom[n] \neq n$
- IDom[n] dominates n

Hence: last dominator of n on any path from s0 to n is IDom[n]

• IDom[n] does not dominate any other dominator of n.



Use of Immediate Dominators: Dominator Tree

Immediate dominators can be arranged in tree

- root: s0 children of node n: the nodes m such that n=IDom[m]
 - hence: each node dominates only its tree descendants



- efficient representation of dominator information
- used for other types of analysis (e.g. control dependence)

(note: some tree arcs are CFG edges, some are not)

Post Dominator

- Assume every Control Flow Graph (CFG) has exit node x with no successors.
- Node *p* post-dominates node *n* if every path of directed edges from *n* to *x* must go through *p*.
- Every node post-dominates itself.
- Derivation of post-dominator and immediate post-dominator analysis analogous to dominator and immediate dominator analysis.
- Post-dominators will be useful in computing control dependence.
- Control dependence will be useful in many future optimizations.

- Large fraction of execution time is spent in loops.
- Effective loop optimization is extremely important.
- First step in loop optimization \rightarrow find the loops.
- A *loop* is a set of CFG nodes S such that:
 - 1. there exists a *header* node h in S that dominates all nodes in S.
 - there exists a path of directed edges from h to any node in S.
 - -h is the only node in S with predecessors not in S.
 - 2. from any node in S, there exists a path of directed edges to h.
- A loop is a single entry, multiple exit region.



Examples of Loops



Examples of Loops



Header node: 1





Two loops, with identical header node: 1

Header node: 1 Header node: 2

Back Edges



- *Back-edge* flow graph edge from node *n* to node *h* such that *h* dominates *n*
- Each back-edge has a corresponding *natural loop*.

Back-edges: $3 \rightarrow 2, 4 \rightarrow 2, 9 \rightarrow 8, 10 \rightarrow 5$

Natural Loops		Back-edge	Header of	Nodes
		3 → 2		
1		4 → 2		
		9 → 8		
2		$10 \rightarrow 5$		
$ \begin{array}{c c} 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 8 \\ 7 \\ 9 \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 $	 Natu ha se is A no Natu 	ral loop of back-e as a loop header h et of nodes X such a path from x to de h may be head ral loops may be	edge $\langle n, h \rangle$: <i>n</i> . h that <i>h</i> dominate <i>n</i> not containing ler of more than one nested.	es $x \in X$ and there h .
$10 \rightarrow 12$				

		nat.loop	=
	3 → 2	2	2, 3
	4 → 2	2	2, 4
	9 → 8	8	8, 9
	$10 \rightarrow 5$	5	5, 8, 9, 10
• Natu - ha - se is	ral loop of back-e as a loop header <i>l</i> et of nodes X such a path from x to de <i>h</i> may be head	edge $\langle n, h \rangle$: <i>n</i> . h that <i>h</i> dominate <i>n</i> not containing ler of more than <i>i</i>	es $x \in X$ and there h .
• Natu	ral loops may be	nested.	one natural loop.
	 Natu ha se is A no Natu 	$4 \rightarrow 2$ $9 \rightarrow 8$ $10 \rightarrow 5$ • Natural loop of back-e - has a loop header h - set of nodes X such is a path from x to • A node h may be head • Natural loops may be	 4 → 2 9 → 8 10 → 5 5 Natural loop of back-edge ⟨n, h⟩: has a loop header h. set of nodes X such that h dominate is a path from x to n not containing A node h may be header of more than of Natural loops may be nested.

Q: Suppose we had an additional edge $5 \rightarrow 3 - is$ this a backedge?

Natural Loops		Back-edge	Header of nat.loop	Nodes
		3 → 2	2	2, 3
		4 → 2	2	2, 4
		9 → 8	8	8, 9
		$10 \rightarrow 5$	5	5, 8, 9, 10
$\begin{array}{c c} 3 \\ 4 \\ 5 \\ 6 \\ 8 \\ 7 \\ 9 \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 $	 Natu ha se is A no Natu 	ral loop of back- as a loop header h et of nodes X suc a path from x to de h may be head ral loops may be	edge $\langle n, h \rangle$: h. h that h dominate n not containing der of more than nested.	es $x \in X$ and there h . one natural loop.
10 > 12		nose we had a	an additional	

edge $5 \rightarrow 3$ – is this a backedge?

A: No! 3 does not dominate 5!

- Compiler should optimize inner loops first.
 - Programs typically spend most time in inner loops.
 - Optimizations may be more effective \rightarrow loop invariant code removal.
- Convenient to merge natural loops with same header.
- These merged loops are not natural loops.
- Not all cycles in CFG are loops of any kind

- Compiler should optimize inner loops first.
 - Programs typically spend most time in inner loops.
 - Optimizations may be more effective \rightarrow loop invariant code removal.
- Convenient to merge natural loops with same header.
- These merged loops are not natural loops.
- Not all cycles in CFG are loops of any kind



{1,2,3} is not a loop:

- 1 is not a header: there are no paths/arcs back to 1
- 2 is not a header: it does not dominate 1 or 3
- similarly for 3

{2,3} is not a loop:

- 2 is not a header: it does not dominate 3
- similarly for 3

Loop invariant code motion

- An instruction is loop invariant if it computes the same value in each iteration.
- Invariant code may be hoisted outside the loop. "into the edge" leading to the header.

ADDI	r1	=	r0 +	0	
LOAD	r2	=	M[FP	+	a]
ADDI	r3	=	r0 +	4	
LOAD	r6	=	M[FP	+	x]

LOOP:

MUL r4 = r3 * r1 ADD r5 = r2 + r4 STORE M[r5] = r6

ADDI r1 = r1 + 1BRANCH r1 <= 10, LOOP

- Induction variable analysis and elimination *i* is an induction variable if only definitions of *i* within the loop increment/decrement i, and by a loop-independent value.
- Strength reduction replace expensive instructions (like multiply) with cheaper ones (like add).

```
ADDI
         r1 = r0 + 0
 LOAD r2 = M[FP + a]
 ADDI r3 = r0 + 4
                            Q: is there an induction variable here?
  LOAD r6 = M[FP + x]
LOOP:
         r4 = r3 * r1
 MUL
 ADD
         r5 = r2 + r4
  STORE
         M[r5] = r6
 ADDI
      r1 = r1 + 1
 BRANCH r1 <= 10, LOOP
```

- Induction variable analysis and elimination *i* is an induction variable if only definitions of *i* within the loop increment/decrement i, and by a loop-independent value.
- Strength reduction replace expensive instructions (like multiply) with cheaper ones (like add).

ADDI r1 = r0 + 0LOAD r2 = M[FP + a]ADDI r3 = r0 + 4LOAD r6 = M[FP + x]

LOOP:



- Induction variable analysis and elimination i is an induction variable if only definitions of i within the loop increment/decrement I, by a loop-independent value.
- Strength reduction replace expensive instructions (like multiply) with cheaper ones (like add).

ADDI r1 = r0 + 0LOAD r2 = M[FP + a]r4 = -4 ADDI r3 = r0 + 4LOAD r6 = M[FP + x]LOOP: r4 = r4 + 4 // replace * by +MUL <u>r4 = r3 * r1</u> ADD r5 = r2 + r4STORE M[r5] = r6**r1** 2 3 1 4 ADDI $r_1 = r_1$ 0 4 8 12 r4 BRANCH r1 <= 10, LOOP r4 <= 40

Eliminated r1 and r3, cut 2 instructions; made 1 instruction 1 cycle faster!



- Reduction: collapse nodes, eliminate edges
- Loops are instances of *reducible* flow graphs.
 - Each cycle of nodes has a unique header.
 - During reduction, entire loop becomes a single node.
- Non-Loops are instances of *irreducible* flow graphs.
 - Analysis and optimization is more efficient on reducible flow graphs.
 - Irreducible flow graphs occur rarely in practice.
 - * Use of structured constructs (e.g. if-then, if-then-else, while, repeat, for) leads to reducible flow graphs.
 - * Use of goto's may lead to irreducible flow graphs.
 - Irreducible flow graphs can be made reducible by node-splitting.

Node Splitting



Node Splitting



Node Splitting



. duplicate a node of the cycle, say 2

connect the **copy** to its **successor** and **predecessor**

3. the **successor** of the copy is the loop header!



Collapse nodes, eliminate edges

