

Princeton University

COS 217: Introduction to Programming Systems

A Subset of IA-32 Assembly Language

1. Instruction Operands

1.1. Immediate Operands

Syntax: $\$i$

Semantics: Evaluates to i . Note that i could be a label...

Syntax: $\$label$

Semantics: Evaluates to the memory address denoted by $label$.

1.2. Register Operands

Syntax: $\%r$

Semantics: Evaluates to $\text{reg}[r]$, that is, the contents of register r .

1.3. Memory Operands

Syntax: $disp(\%base, \%index, scale)$

Semantics:

$disp$ is a literal or label.

$base$ is a general purpose register.

$index$ is any general purpose register except EBP.

$scale$ is the literal 1, 2, 4, or 8.

One of $disp$, $base$, or $index$ is required. All other fields are optional.

Evaluates to the contents of memory at a certain address. The address is computed using this formula: $disp + \text{reg}[base] + (\text{reg}[index] * scale)$

The default $disp$ is 0. The default $scale$ is 1. If $base$ is omitted, then $\text{reg}[base]$ evaluates to 0. If $index$ is omitted, then $\text{reg}[index]$ evaluates to 0.

Syntax	Semantics	Description
$disp$	$\text{mem}[disp]$	Direct Addressing. Often used to access a long, word, or byte in the bss , data , or rodata section.
$(\%base)$	$\text{mem}[\text{reg}[base]]$	Indirect Addressing. Often used to access a long, word, or byte in the stack section.
$disp(\%base)$	$\text{mem}[disp + \text{reg}[base]]$	Base+Displacement Addressing. Often used to access a long, word, or byte in the stack section.
$disp(\%base, \%index)$	$\text{mem}[disp + \text{reg}[base] + \text{reg}[index]]$	Indexed Addressing. Often used to access an array of bytes (characters) in the bss , data , or rodata section.
$disp(\%base, \%index, scale)$	$\text{mem}[disp + \text{reg}[base] + (\text{reg}[index] * scale)]$	Scaled Indexed Addressing. Often used to access an array of longs or words in the bss , data , or rodata section.

2. Assembler Mnemonics

Key:

src: a source operand
dest: a destination operand
I: an immediate operand
R: a register operand
M: a memory operand
label: a label operand

For each instruction, at most one operand can be a memory operand.

2.1. Data Transfer Mnemonics

Syntax	Semantics	Description
<code>mov{l,w,b} srcIRM, destRM</code>	$dest = src;$	Move. Copy <i>src</i> to <i>dest</i> . Flags affected: None.
<code>movsb{l,w} srcRM, destR</code>	$dest = src;$	Move Sign-Extended Byte. Copy byte operand <i>src</i> to word or long operand <i>dest</i> , extending the sign of <i>src</i> . Flags affected: None.
<code>movswl srcRM, destR</code>	$dest = src;$	Move Sign-Extended Word. Copy word operand <i>src</i> to long operand <i>dest</i> , extending the sign of <i>src</i> . Flags affected: None.
<code>movzb{l,w} srcRM, destR</code>	$dest = src;$	Move Zero-Extended Byte. Copy byte operand <i>src</i> to word or long operand <i>dest</i> , setting the high-order bytes of <i>dest</i> to 0. Flags affected: None.
<code>movzwl srcRM, destR</code>	$dest = src;$	Move Zero-Extended Word. Copy word operand <i>src</i> to long operand <i>dest</i> , setting the high-order bytes of <i>dest</i> to 0. Flags affected: None.
<code>cmov{e,ne, l,le,g,ge, b,be,a,ae} srcRM, destR</code>	if (reg[EFLAGS] appropriate) $dest = src;$	Conditional move. Copy long or word operand <i>src</i> to long or word register <i>dest</i> iff the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
<code>push{l,w} srcIRM</code>	$reg[ESP] = reg[ESP] - \{4,2\};$ $mem[reg[ESP]] = src;$	Push. Push <i>src</i> onto the stack. Flags affected: None.
<code>pop{l,w} destRM</code>	$dest = mem[reg[ESP]];$ $reg[ESP] = reg[ESP] + \{4,2\};$	Pop. Pop from the stack into <i>dest</i> . Flags affected: None.
<code>lea{l,w} srcM, destR</code>	$dest = \&src;$	Load Effective Address. Assign the address of <i>src</i> to <i>dest</i> . Flags affected: None.
<code>cld</code>	$reg[EDX:EAX] = reg[EAX];$	Convert Long to Double Register. Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for <code>idivl</code> . Flags affected: None.
<code>cwt</code>	$reg[DX:AX] = reg[AX];$	Convert Word to Double Register. Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for <code>idivw</code> . Flags affected: None.

cbtw	reg[AX] = reg[AL];	Convert Byte to Word. Sign extend the contents of register AL into register AX, typically in preparation for idivb. Flags affected: None.
leave	Equivalent to: movl %ebp, %esp popl %ebp	Leave. Pop a stack frame in preparation for leaving a function. Flags affected: None.

2.2. Arithmetic Mnemonics

Syntax	Semantics	Description
add{l,w,b} srcIRM, destRM	dest = dest + src;	Add. Add src to dest. Flags affected: O, S, Z, A, C, P.
adc{l,w,b} srcIRM, destRM	dest = dest + src + C;	Add with Carry. Add src and the C flag to dest. Flags affected: O, S, Z, A, C, P.
sub{l,w,b} srcIRM, destRM	dest = dest - src;	Subtract. Subtract src from dest. Flags affected: O, S, Z, A, C, P.
inc{l,w,b} destRM	dest = dest + 1;	Increment. Increment dest. Flags affected: O, S, Z, A, P.
dec{l,w,b} destRM	dest = dest - 1;	Decrement. Decrement dest. Flags affected: O, S, Z, A, P.
neg{l,w,b} destRM	dest = -dest;	Negate. Negate dest. Flags affected: O, S, Z, A, C, P.
imull srcRM	reg[EDX:EAX] = reg[EAX]*src;	Signed Multiply. Multiply the contents of register EAX by src, and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P.
imulw srcRM	reg[DX:AX] = reg[AX]*src;	Signed Multiply. Multiply the contents of register AX by src, and store the product in registers DX:AX. Flags affected: O, S, Z, A, C, P.
imulb srcRM	reg[AX] = reg[AL]*src;	Signed Multiply. Multiply the contents of register AL by src, and store the product in AX. Flags affected: O, S, Z, A, C, P.
idivl srcRM	reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;	Signed Divide. Divide the contents of registers EDX:EAX by src, and store the quotient in register EAX and the remainder in register EDX. Flags affected: O, S, Z, A, C, P.
idivw srcRM	reg[AX] = reg[DX:AX]/src; reg[DX] = reg[DX:AX]%src;	Signed Divide. Divide the contents of registers DX:AX by src, and store the quotient in register AX and the remainder in register DX. Flags affected: O, S, Z, A, C, P.
idivb srcRM	reg[AL] = reg[AX]/src; reg[AH] = reg[AX]%src;	Signed Divide. Divide the contents of register AX by src, and store the quotient in register AL and the remainder in register AH. Flags affected: O, S, Z, A, C, P.
mull srcRM	reg[EDX:EAX] = reg[EAX]*src;	Unsigned Multiply. Multiply the contents of register EAX by src, and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P.
mulw srcRM	reg[DX:AX] = reg[AX]*src;	Unsigned Multiply. Multiply the contents of register AX by src, and store the product in registers DX:AX. Flags affected: O, S, Z, A, C, P.
mulb srcRM	reg[AX] = reg[AL]*src;	Unsigned Multiply. Multiply the contents of register AL by src, and store the product in AX. Flags affected: O, S, Z, A, C, P.
divl srcRM	reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;	Unsigned Divide. Divide the contents of registers EDX:EAX by src, and store the quotient in register EAX and the remainder in register EDX. Flags affected: O, S, Z, A, C, P.

<code>divw srcRM</code>	<code>reg[AX] = reg[DX:AX] / src;</code> <code>reg[DX] = reg[DX:AX] % src;</code>	Unsigned Divide. Divide the contents of registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder in register DX. Flags affected: O, S, Z, A, C, P.
<code>divb srcRM</code>	<code>reg[AL] = reg[AX] / src;</code> <code>reg[AH] = reg[AX] % src;</code>	Unsigned Divide. Divide the contents of register AX by <i>src</i> , and store the quotient in register AL and the remainder in register AH. Flags affected: O, S, Z, A, C, P.

2.3. Bitwise Mnemonics

Syntax	Semantics	Description
<code>and{l,w,b} srcIRM, destRM</code>	<code>dest = dest & src;</code>	And. Bitwise and <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>or{l,w,b} srcIRM, destRM</code>	<code>dest = dest src;</code>	Or. Bitwise or <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>xor{l,w,b} srcIRM, destRM</code>	<code>dest = dest ^ src;</code>	Exclusive Or. Bitwise exclusive or <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>not{l,w,b} destRM</code>	<code>dest = ~dest;</code>	Not. Bitwise not <i>dest</i> . Flags affected: None.
<code>sal{l,w,b} srcIR, destRM</code>	<code>dest = dest << src;</code>	Shift Arithmetic Left. Shift <i>dest</i> to the left <i>src</i> bits, filling with zeros. Flags affected: O, S, Z, A, C, P.
<code>sar{l,w,b} srcIR, destRM</code>	<code>dest = dest >> src;</code>	Shift Arithmetic Right. Shift <i>dest</i> to the right <i>src</i> bits, sign extending the number. Flags affected: O, S, Z, A, C, P.
<code>shl{l,w,b} srcIR, destRM</code>	(Same as <code>sal</code>)	Shift Left. (Same as <code>sal</code> .) Flags affected: O, S, Z, A, C, P.
<code>shr{l,w,b} srcIR, destRM</code>	(Same as <code>sar</code>)	Shift Right. Shift <i>dest</i> to the right <i>src</i> bits, filling with zeros. Flags affected: O, S, Z, A, C, P.

2.4. Control Transfer Mnemonics

Syntax	Semantics	Description
<code>cmp{l,w,b} srcIRM, destRM</code>	<code>reg[EFLAGS] =</code> <code>dest comparedWith src;</code>	Compare. Compute <i>dest - src</i> and set flags in the EFLAGS register based upon the result. Flags affected: O, S, Z, A, C, P.
<code>test{l,w,b} srcIRM, destRM</code>	<code>reg[EFLAGS] = dest & src;</code>	Test. Compute <i>dest & src</i> and set flags in the EFLAGS register based upon the result. Flags affected: S, Z, P (O and C set to 0).
<code>set{e,ne,</code> <code>l,le,g,ge,</code> <code>b,be,a,ae} destRM</code>	if (<code>reg[EFLAGS]</code> appropriate) <code>dest = 1;</code> else <code>dest = 0;</code>	Set. Set one-byte <i>dest</i> to 1 if the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. Otherwise set <i>destRM</i> to 0. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
<code>jmp label</code>	<code>reg[EIP] = label;</code>	Jump. Jump to <i>label</i> . Flags affected: None.
<code>jmp *srcR</code>	<code>reg[EIP] = reg[src];</code>	Jump indirect. Jump to the address in <i>srcR</i> . Flags affected: None.

<code>j(e,ne, l,le,g,ge, b,be,a,ae) label</code>	<code>if (reg[EFLAGS] appropriate) reg[EIP] = label;</code>	Conditional Jump. Jump to <i>label</i> iff the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than or equal to, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
<code>call label</code>	<code>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = label;</code>	Call. Call the function that begins at <i>label</i> . Flags affected: None.
<code>call *srcR</code>	<code>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = reg[src];</code>	Call indirect. Call the function whose address is in <i>src</i> . Flags affected: None.
<code>ret</code>	<code>reg[EIP] = mem[reg[ESP]]; reg[ESP] = reg[ESP] + 4;</code>	Return. Return from the current function. Flags affected: None.
<code>int srcIRM</code>	Generate interrupt number <i>src</i>	Interrupt. Generate interrupt number <i>src</i> . Flags affected: None.

3. Assembler Directives

Syntax	Description
<code>label:</code>	Record the fact that <i>label</i> marks the current location within the current section.
<code>.section ".sectionname"</code>	Make the <i>sectionname</i> section the current section.
<code>.skip n</code>	Skip <i>n</i> bytes of memory in the current section.
<code>.align n</code>	Skip as many bytes of memory in the current section as necessary so the current location is evenly divisible by <i>n</i> .
<code>.byte bytevalue1, bytevalue2, ...</code>	Allocate one byte of memory containing <i>bytevalue1</i> , one byte of memory containing <i>bytevalue2</i> , ... in the current section.
<code>.word wordvalue1, wordvalue2, ...</code>	Allocate two bytes of memory containing <i>wordvalue1</i> , two bytes of memory containing <i>wordvalue2</i> , ... in the current section.
<code>.long longvalue1, longvalue2, ...</code>	Allocate four bytes of memory containing <i>longvalue1</i> , four bytes of memory containing <i>longvalue2</i> , ... in the current section.
<code>.ascii "string1", "string2", ...</code>	Allocate memory containing the characters from <i>string1</i> , <i>string2</i> , ... in the current section.
<code>.asciz "string1", "string2", ...</code>	Allocate memory containing <i>string1</i> , <i>string2</i> , ..., where each string is '\0' terminated, in the current section.
<code>.string "string1", "string2", ...</code>	Same as <code>.asciz</code> .
<code>.globl label1, label2, ...</code>	Mark <i>label1</i> , <i>label2</i> , ... so they are accessible by code generated from other source code files.
<code>.equ name, expr</code>	Define <i>name</i> as a symbolic alias for <i>expr</i> .
<code>.lcomm label, n [,align]</code>	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section [and align the bytes on an <i>align</i> -byte boundary].
<code>.comm label, n, [,align]</code>	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section, mark <i>label</i> so it is accessible by code generated from other source code files [and align the bytes on an <i>align</i> -byte boundary].
<code>.type label,@function</code>	Mark <i>label</i> so the linker knows that it denotes the beginning of a function.

Copyright © 2013 by Robert M. Dondero, Jr.