# Princeton University COS 217: Introduction to Programming Systems A Subset of IA-32 Assembly Language

#### Instruction Operands

#### **Immediate Operands**

**Syntax**: *\$i* **Semantics**: Evaluates to *i*. Note that *i* could be a label...

Syntax: \$labe1Semantics: Evaluates to the memory address denoted by *label*.

#### **Register Operands**

**Syntax:** \$r**Semantics:** Evaluates to reg[r], that is, the contents of register r.

#### **Memory Operands**

Syntax: %section:disp(%base, %index, scale)

#### Semantics:

*section* is a section register (CS, SS, DS, or ES). *disp* is a literal or label. *base* is a general-purpose register. *index* is any general purpose register except EBP. *scale* is the literal 2, 4, or 8.

One of *disp*, *base*, or *index* is required. All other fields are optional.

Evaluates to the contents of memory at a certain address. That address consists of an <u>offset</u> into a <u>section</u>.

The <u>section</u> is specified by *section*. Assembly language programmers typically rely on the default section:

- CS for instruction fetches.
- SS for stack pushes and pops and references using ESP or EBP as base.
- DS for all data references except when relative to a stack or string destination.
- ES for the destinations of all string instructions.

The offset is computed using this expression:

reg[base] + (reg[index] \* scale) + disp

The default *disp* is 0. The default *scale* is 0. If *base* is omitted, then reg[*base*] evaluates to 0. If *index* is omitted, then reg[*index*] evaluates to 0.

## Commonly Used Memory Operands

Syntax	Semantics	Description
label	<pre>disp: label base: (none) index: (none) scale: (none)</pre>	<b>Direct Addressing</b> . The contents of memory at a certain address. The offset of that address is denoted by <i>label</i> .
	<pre>mem[0+(0*0)+labe1] mem[labe1]</pre>	Often used to access a long, word, or byte in the <b>bss</b> , <b>data</b> , or <b>rodata</b> section.
(%r)	disp: (none) base: r index: (none) scale: (none)	<b>Indirect Addressing</b> . The contents of memory at a certain address. The offset of that address is the contents of register $r$ .
	<pre>mem[reg[r]+(0*0)+0] mem[reg[r]]</pre>	Often used to access a long, word, or byte in the <b>stack</b> section.
i(%r)	<pre>disp: i base: r index: (none) scale: (none)</pre>	<b>Base-Pointer Addressing</b> . The contents of memory at a certain address. The offset of that address is the sum of <i>i</i> and the contents of register <i>r</i> .
	<pre>mem[reg[r]+(0*0)+i] mem[reg[r]+i]</pre>	Often used to access a long, word, or byte in the <b>stack</b> section.
label(%r)	<pre>disp: label base: r index: (none) scale: (none) mem[reg[r]+(0*0)+label]</pre>	<b>Indexed Addressing</b> . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> and the contents of register $r$ .
	mem[reg[r]+label]	Often used to access an array of bytes (characters) in the <b>bss</b> , <b>data</b> , or <b>rodata</b> section.
label(,%r,i)	<pre>disp: label base: (none) index: r scale: i mem[0+(reg[r]*i)+label]</pre>	<b>Indexed Addressing</b> . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> , and the contents of register <i>r</i> multiplied by <i>i</i> .
	<pre>mem[(reg[r]*i)+label]</pre>	Often used to access an array of longs or words in the <b>bss</b> , <b>data</b> , or <b>rodata</b> section.

### Instructions

Key:

src: a source operanddest: a destination operandI: an immediate operandR: a register operandM: a memory operandlabel: a label operand

For each instruction, at most one operand can be a memory operand

Syntax	Semantics (expressed using C-like syntax)	Description
Data Transfer		
<pre>mov{l,w,b} srcIRM, destRM</pre>	dest = src;	Move. Copy src to dest.
<pre>push{l,w} srcIRM</pre>	reg[ESP] = reg[ESP] - {4,2}; mem[reg[ESP]] = <i>src;</i>	<b>Push</b> . Push <i>src</i> onto the stack.
pop{1,w} destRM	<i>dest</i> = mem[reg[ESP]]; reg[ESP] = reg[ESP] + {4,2};	<b>Pop</b> . Pop from the stack into <i>dest</i> .
<pre>lea{1,w} srcM, destR</pre>	dest = &src	<b>Load Effective Address.</b> Assign the address of <i>src</i> to <i>dest</i> .
cltd	<pre>reg[EDX:EAX] = reg[EAX];</pre>	<b>Convert Long to Double Register</b> . Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for idivl.
cwtd	<pre>reg[DX:AX] = reg[AX];</pre>	<b>Convert Word to Double Register.</b> Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for idivw.
cbtw	<pre>reg[AX] = reg[AL];</pre>	<b>Convert Byte to Word.</b> Sign extend the contents of register AL into register AX, typically in preparation for idivb.
leave	Equivalent to: movl %ebp, %esp popl %ebp	Pop a stack frame in preparation for <b>leaving</b> a function
Arithmetic		
add{1,w,b} srcIRM, destRM	dest = dest + src;	Add. Add <i>src</i> to <i>dest</i> .
<pre>sub{l,w,b} srcIRM, destRM</pre>	dest = dest - src;	Subtract. Subtract <i>src</i> from <i>dest</i> .
inc{l,w,b} destRM	dest = dest + 1;	Increment. Increment <i>dest</i> .
dec{l,w,b} destRM	dest = dest - 1;	Decrement. Decrement <i>dest</i> .
neg{l,w,b} destRM	dest = -dest;	Negate. Negate <i>dest</i> .
imull <i>srcRM</i>	<pre>reg[EDX:EAX] = reg[EAX]*src;</pre>	<b>Multiply</b> . Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX.
imulw <i>srcRM</i>	<pre>reg[DX:AX] = reg[AX]*src;</pre>	<b>Multiply</b> . Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX.
imulb srcRM	<pre>reg[AX] = reg[AL]*src;</pre>	Multiply. Multiply the contents of register AL by <i>src</i> , and store the product in AX.
idivl srcRM	<pre>reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;</pre>	<b>Divide</b> . Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX.

idivw <i>srcRM</i>	<pre>reg[AX] = reg[DX:AX]/src;</pre>	<b>Divide</b> . Divide the contents of registers
	reg[DX] = reg[DX:AX]%src;	DX:AX by src, and store the quotient in
		register AX and the remainder in register
		DX.
idivb srcRM	reg[AL] = reg[AX]/src;	<b>Divide</b> . Divide the contents of register
	reg[AH] = reg[AX]%src;	AX by src, and store the quotient in
		register AL and the remainder in register
		AH.
Bitwise		
and{1,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest & src;	And. Bitwise and <i>src</i> into <i>dest</i> .
or{1,w,b} srcIRM, destRM	dest = dest   src;	Or. Bitwise or <i>src</i> nito <i>dest</i> .
xor{1,w,b} srcIRM, destRM	dest = dest ^ src;	<b>Exclusive Or</b> . Bitwise exclusive or <i>src</i>
		into dest.
not{1,w,b} destRM	dest = ~dest;	Not. Bitwise not <i>dest</i> .
sal{1,w,b} srcIR, destRM	dest = dest << src;	Shift Arithmetic Left. Shift <i>dest</i> to the
		left <i>src</i> bits, filling with zeros.
<pre>sar{l,w,b} srcIR, destRM</pre>	dest = dest >> src;	<b>Shift Arithmetic Right</b> . Shift <i>dest</i> to the
(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		right <i>src</i> bits, sign extending the number.
<pre>shl{l,w,b} srcIR, destRM</pre>	(Same as sal)	Shift Left. (Same as sal.)
shr{1,w,b} srcIR, destRM	(Same as sar)	Shift Right. Shift <i>dest</i> to the right <i>src</i> bits,
		filling with zeros.
<b>Control Transfer</b>		
<pre>cmp{l,w,b} srcIRM1,srcIRM2</pre>	reg[EFLAGS] =	Compare. Compare <i>src2</i> with <i>src1</i> , and
	<pre>srcIRM2 comparedwith</pre>	set the condition codes in the EFLAGS
	srcIRM1	register accordingly.
jmp label	reg[EIP] = <i>label;</i>	Jump. Jump to label.
j{e,ne,l,le,g,ge} <i>label</i>	if (reg[EFLAGS] appropriate)	Conditional Jump. Jump to label iff the
	<pre>reg[EIP] = label;</pre>	condition codes in the EFLAGS register
		are set appropriately.
call <i>label</i>	<pre>reg[ESP] = reg[ESP] - 4;</pre>	<b>Call</b> . Call the function that begins at
	<pre>mem[reg[ESP]] = reg[EIP];</pre>	label.
	reg[EIP] = label;	
call * <i>srcR</i>	reg[ESP] = reg[ESP] - 4;	<b>Call</b> . Call the function whose address is in
	<pre>mem[reg[ESP]] = reg[EIP];</pre>	src.
	reg[EIP] = reg[srcR];	
ret	reg[EIP] = mem[reg[ESP]];	<b>Return</b> . Return from the current function.
	reg[ESP] = reg[ESP] + 4;	
int <i>srcIRM</i>	Generate interrupt number src	<b>Interrupt</b> . Generate interrupt number <i>src</i> .

### Assembler Directives

Syntax	Description
label:	Record the fact that <i>label</i> marks the current location within the
	current section
.section ".sectionname"	Make the sectionname section the current section
.skip n	Skip <i>n</i> bytes of memory in the current section
.byte bytevalue1, bytevalue2,	Allocate one byte of memory containing bytevalue1, one byte of
	memory containing bytevalue2, in the current section
.word wordvalue1, wordvalue2,	Allocate two bytes of memory containing wordvalue1, two
	bytes of memory containing wordvalue2, in the current
	section
.long longvalue1, longvalue2,	Allocate four bytes of memory containing longvalue1, four
	bytes of memory containing longvalue2, in the current section
.ascii " <i>string1</i> ", " <i>string2</i> ",	Allocate memory containing the characters from <i>string1</i> ,
	string2, in the current section
.asciz "string1", "string2",	Allocate memory containing string1, string2,, where each
	string is NULL terminated, in the current section
.string "string1", "string2",	(Same as .asciz)
.globl label1, label2,	Mark label1, label2, so they are available to the linker
.equ <i>name, value</i>	Define <i>name</i> as a symbolic alias for <i>value</i>
.type label,@function	Mark <i>label</i> so the linker knows that it denotes the beginning of a
	function

Copyright © 2004 by Robert M. Dondero, Jr.