October 12, 1997

October 12, 1997

Storage Hierarchy

Registers

fastest storage (as fast as CPU cycle time), but often very few (<128)

Caches

"small" but faster than main memory with 1 to 3 levels (1K-4Mbytes)

Memory

fairly fast (200ns) and quite large (1-1000Mbytes) an array of cells made of dynamic random-access memory (DRAM) each cell is usually a byte and has an *address*

most machines operate most efficiently on one data type called a word words are typically composed of several cells, e.g., 4 bytes in 1 word Address size may be unrelated to the amount of allowable memory

707

long latency (10ms to find a block), but large (200M-10Gbytes)


labe

Very long latency (seconds to find a block), very low-cost and large (Gbytes)

Copyright © 1995 D. Hanson, K. Li & J.P. Snigh Computer Science 217: Storage Hierarchy Page 133

Computer Organizations

October 12, 1997



Copyright © 1995 D. Hanson, K. Li & J.P. Singh Computer Science 217: Computer Organizations

Page 132

Machine Language

- Machine language is the bit patterns that specify CPU instructions
- Understanding machine languages helps
 build intuition about the cost of high-level functionality
 learn about low-level operating system support;
 understand how operating systems implement security
 understand what compilers do and how to implement code generators

learn how to write <u>very fast</u> code, when — and only when — it's necessary design a better instruction set and faster processor

understand procedure call mechanisms

Copyright © 1995 D. Hanson, K. Li & J.P. Singh Computer Science 217: Machine Language Page 135

October 12, 1997

Compilation to Machine Code

Compiler:

Assembler

converts each assembly lang. instruction into a bit pattern that hardware understands these bit patterns constitute machine code

Copyright © 1995 D. Hanson, K. Li & J.P. Singh Computer Science 217: Compilation to Machine Code Page 134

Instruction Execution

CPU's algorithm for executing a program:

```
PC <- memory location of the 1st instruction
                                              while ( PC != lastInstructionLocation ) {
execute ( MEM[ PC ];
```

Each machine instruction has several phases

```
Store -- Store results
                                Execute --Instruction execution
                                                                          Operand Fetch -- Fetch registers
                                                                                                               Decode -- Instruction decode
                                                                                                                                                     Fetch -- Instruction fetch, increment PC
```

Instruction Formats

Copyright ©1995 D. Hanson, K. Li & J.P. Singh

Page 137

- Instructions are composed of operands — data that is operated on opcode — specifies function to be performed
- Most machines have only a <u>few</u> formats
- Typical 0, 1, 2, 3-operand instruction format:

opcode opcode dst opcode src dst opcode src1 src2 dst

Copyright ©1995 D. Hanson, K. Li & J.P. Singh Computer Science 217: Instruction Formats

Page 136