# Princeton University <br> COS 217: Introduction to Programming Systems A Subset of ARMv8 Assembly Language 

Simplifying assumptions: We will consider only programs whose functions:

- do not use floating point values,
- have parameters that are integers or addresses (but not structures),
- have return values that are integers or addresses (but not structures), and
- have no more than 8 parameters.


## Comments

```
// This is a comment
```


## Label Definitions

symbol:
Record the fact that symbol is a label that marks the current location within the current section

## Directives

```
.section .sectionname
    Make the sectionname section the current section; sectionname may be text, rodata,
    data, or bss
.size symbol, expr
    Set the size associated with symbol to the value of expression expr
.skip n
    Skip n bytes of memory in the current section
.byte value1, value2, ...
    Allocate one byte of memory containing value1, one byte of memory containing value2,\ldots. in
    the current section
.short value1, value2, ...
    Allocate two bytes (a half word) of memory containing value1, two bytes (a half word) of
    memory containing value2,... in the current section
.word value1, value2, ...
    Allocate four bytes (a word) of memory containing valuel, four bytes (a word) of memory
    containing value2,... in the current section
.quad value1, value2, ..
    Allocate eight bytes (an extended word) of memory containing value1, eight bytes (an extended
    word) of memory containing value2, ... in the current section
.ascii "string1", "string2", ...
    Allocate memory containing the characters from string1, string2, ... in the current section
.string "string1", "string2", ...
    Allocate memory containing string1, string2, ..., where each string is '\0' terminated, in
    the current section
.equ symbol, expr
    Define symbol to be an alias for the value of expression expr
symbol .req reg
    Define symbol to be an alias for register reg
```


## Instructions

The following is a subset and simplification of information provided in the manual ARMv8 Instruction Set Overview.

```
Key
Wn 4 byte general register, or WZR
Wn|WSP 4 byte general register, or WSP
Xn 8 byte general register, or XZR
Xn|SP 
imm Immediate operand, that is, an integer
addr Memory address having one of these forms:
[ Xn]
[Xn, imm]
[Xn, Xm]
[Xn, Xm, lsl 1] where the loaded/stored object consists of 2 bytes
[Xn, Xm, lsl 2] where the loaded/stored object consists of 4 bytes
[Xn, Xm, lsl 3] where the loaded/stored object consists of 8 bytes
```


## Data Copy Instructions

```
MOV Wd, imm
        Wd = imm
MOV Xd, imm
            Xd = imm
MOV Wd|WSP, Ws|WSP
            Wd|WSP = Ws|WSP
MOV Xd|SP, Xs|SP
    Xd|SP = Xs|SP
```

Address Generation Instruction
ADR Xd, symbol
Place in $X d$ the address denoted by label symbol

## Memory Access Instructions

LDR Wd, addr
Load 4 bytes from memory addressed by addr to $W d$
LDR Xd, addr
Load 8 bytes from memory addressed by addr to Xd
LDRB Wd, addr
Load 1 byte from memory addressed by addr, then zero-extend it to $W d$
LDRSB Wd, addr
Load 1 byte from memory addressed by addr, then sign-extend it into Wd
LDRSB Xd, addr
Load 1 byte from memory addressed by addr, then sign-extend it into Xd
LDRH Wd, addr
Load 2 bytes from memory addressed by addr, then zero-extend it into $W d$
LDRSH Wd, addr
Load 2 bytes from memory addressed by addr, then sign-extend it into Wd
LDRSH Xd, addr
Load 2 bytes from memory addressed by addr, then sign-extend it into Xd

```
LDRSW Xd, addr
```

Load 4 bytes from memory addressed by addr, then sign-extend it into Xd
STR Ws, addr
Store 4 bytes from Ws to memory addressed by addr STR Xs, addr

Store 8 bytes from $X s$ to memory addressed by addr
STRB Ws, addr
Store 1 bytes from Ws to memory addressed by addr
STRH Ws, addr
Store 2 byes from Ws to memory addressed by addr

## Arithmetic Instructions

ADD Wd|WSP, Ws|WSP, imm
$W d|W S P=W s| W S P+i m m$
ADD Xd|SP, Xs|SP, imm
$X d|S P=X s| S P+i m m$
ADD Wd|WSP, Ws|WSP, Wm
$W d|W S P=W s| W S P+W m$
ADD $X d|S P, X s| S P, W m$
$X d|S P=X s| S P+W m$
ADD $X d|S P, X s| S P, \quad X m$
$X d|S P=X s| S P+X m$
ADDS Wd, Ws|WSP, imm
$W d=W s \mid W S P+i m m$, setting each condition flag to 0 or 1 based upon the result
ADDS Xd, Xs|SP, imm
$X d=X s \mid S P+i m m$, setting each condition flag to 0 or 1 based upon the result
ADDS Wd, Ws|WSP, Wm
$W d=W S \mid W S P+W m$, setting each condition flag to 0 or 1 based upon the result
ADDS Xd, Xs|SP, Wm
$X d=X s \mid S P+W m$, setting each condition flag to 0 or 1 based upon the result
ADDS Xd, XslSP, Xm
$X d=X s \mid S P+X m$, setting each condition flag to 0 or 1 based upon the result
ADC Wd, Ws, Wm
$W d=W s+W m+C$
ADC Xd, Xs, Xm
$X d=X s+X m+C$
ADCS Wd, Ws, Wm
$W d=W s+W m+C$, setting each condition flag to 0 or 1 based upon the result
ADCS Xd, Xs, Xm
$X d=X s+X m+C$, setting each condition flag to 0 or 1 based upon the result
SUB Wd|WSP, Ws|WSP, imm
$W d|W S P=W s| W S P-i m m$
SUB XdlSP, Xs|SP, imm
Xd|SP = Xs|SP - imm
SUB Wd|WSP, Ws|WSP, Wm
$W d|W S P=W s| W S P-W m$
SUB $X d|S P, X s| S P, W m$
$X d|S P=X s| S P-W m$
SUB $X d|S P, \quad X s| S P, \quad X m$
$X d|S P=X s| S P-X m$
SUBS Wd, WslWSP, imm
$W d=W s \mid W S P-i m m$, setting each condition flag to 0 or 1 based upon the result
SUBS Xd, XslSP, imm
$X d=X s \mid S P-i m m$, setting each condition flag to 0 or 1 based upon the result

```
SUBS Wd, Ws|WSP, Wm
    Wd = Ws|WSP - Wm, setting each condition flag to 0 or 1 based upon the result
SUBS Xd, Xs|SP, Wm
    Xd = XS|SP - Wm, setting each condition flag to 0 or 1 based upon the result
SUBS Xd, Xs|SP, Xm
    Xd = Xs|SP - Xm, setting each condition flag to 0 or 1 based upon the result
MUL Wd, Ws, Wm
        Wd = Ws * Wm
MUL Xd, Xs, Xm
        Xd = Xs * Xm
SDIV Wd, Ws, Wm
        Wd = Ws / Wm, treating source operands as signed
SDIV Xd, Xs, Xm
        Xd = Xs / Xm, treating source operands as signed
UDIV Wd, Ws, Wm
        Wd = Ws / Wm, treating source operands as unsigned
UDIV Xd, Xs, Xm
        Xd = Xs / Xm, treating source operands as unsigned
```


## Logical Instructions

```
MVN Wd, Ws
        Wd \(=\sim W s\)
MVN Xd, Xs
        \(X d=\sim X s\)
AND Wd|WSP, Ws, imm
        Wd|WSP = Ws \& imm
AND Xd|SP, Xs, imm
        Xd|SP = Xs \& imm
AND Wd, Ws, Wm
        \(W d=W s \& W m\)
AND Xd, Xs, Xm
        \(X d=X s \& X m\)
ANDS Wd, Ws, imm
        \(W d=W s\) \& \(i m m\), setting condition flag N to 0 or 1 based upon the result, Z to 0 or 1 based
        upon the result, C to 0 , and V to 0
ANDS \(X d, X s, i m m\)
        \(X d=X s \& i m m\), setting condition flag N to 0 or 1 based upon the result, Z to 0 or 1 based
        upon the result, C to 0 , and V to 0
ANDS Wd, Ws, Wm
        \(W d=W s\) \& \(W m\), setting condition flag N to 0 or 1 based upon the result, Z to 0 or 1 based upon
        the result, C to 0 , and V to 0
ANDS Xd, Xs, Xm
        \(X d=X s \& X m\), setting condition flag N to 0 or 1 based upon the result, Z to 0 or 1 based upon
        the result, C to 0 , and V to 0
ORR Wd|WSP, Ws, imm
        Wd|WSP = Ws | imm
ORR Xd|SP, Xs, imm
        Xd|SP = Xs | imm
ORR Wd, Ws, Wm
        Wd = Ws | Wm
ORR Xd, Xs, Xm
        \(X d=X s \mid X m\)
EOR Wd|WSP, Ws, imm
        Wd|WSP = Ws ^ imm
EOR Xd|SP, Xs, imm
```

```
        Xd|SP = XS ^ imm
EOR Wd, Ws, Wm
        Wd = Ws ^ Wm
EOR Xd, Xs, Xm
        Xd = Xs ^ Xm
```


## Shift Instructions

LSL Wd, Ws, imm
Wd = Ws << imm
LSL Xd, Xs, imm
$X d=X s \ll i m m$
LSL Wd, Ws, Wm
$W d=W s \ll W m$
LSL Xd, Xs, Xm $X d=X s \ll X m$
LSR Wd, Ws, imm Wd = Ws >> imm (logical shift)
LSR Xd, Xs, imm $X d=X s \gg$ imm (logical shift)
LSR Wd, Ws, Wm
$W d=W s \gg W m$ (logical shift)
LSR Xd, Xs, Xm
$X d=X s>X m$ (logical shift)
ASR Wd, Ws, imm
Wd = Ws >> imm (arithmetic shift)
ASR Xd, Xs, imm
$X d=X s \gg$ imm (arithmetic shift)
ASR Wd, Ws, Wm
$W d=W s>W m$ (arithmetic shift)
ASR Xd, Xs, Xm
$X d=X s>X m$ (arithmetic shift)

## Branch Instructions

CMP WslWSP, imm
Alias for SUBS WZR, Ws|WSP, imm
CMP Xs|SP, imm
Alias for SUBS XZR, XS|SP, imm
CMP Ws।WSP, Wm
Alias for SUBS WZR, Ws|WSP, Wm
CMP XsISP, Wm
Alias for SUBS XZR, Xs|SP, Wm
CMP XslSP, Xm
Alias for SUBS XZR, $X s \mid S P, X m$
B symbol
Jump to label symbol
Bcond symbol
Jump to label symbol if and only if cond is true, where cond is defined by this table:

Cond Meaning
$\begin{array}{ll}\mathrm{EQ} & \text { Equal } \\ \mathrm{NE} & \text { Not equal }\end{array}$

Condition Flags
$Z==1$
$Z==0$

```
LT Signed less than N!=V
LE Signed less than or equal N!=V || Z==1
GT
Signed greater than N==V && Z==0
GE Signed greater than or equal
Unsigned lower C==0
Unsigned lower or same C==0 || Z==1
Unsigned higher
Unsigned higher or same C==1
MI Minus (negative) N==1
PL Plus (positive or 0) N==0
VS Overflow set V==1
VC Overflow clear V==0
CS Carry set C==1
CC Carry clear C==0
CBNZ Ws, symbol
    Jump to label symbol if and only if Ws is not equal to zero
CBNZ Xs, symbol
    Jump to label symbol if and only if }X\mathrm{ S is not equal to zero
CBZ Ws, symbol
    Jump to label symbol if and only if Ws is equal to zero
CBZ Xs, symbol
    Jump to label symbol if and only if }Xs\mathrm{ is equal to zero
```


## Function Call/Return Instructions

BL symbol
Place the address of the next sequential instruction in register X 30 , and jump to label symbol RET

Jump to the instruction which is at the address in register X30

