

---


# Topic 9: Control Flow

COS 320

Compiling Techniques

Princeton University  
Spring 2016  
Lennart Beringer

# The Front End



## The Front End:

1. assumes the presence of an infinite number of registers to hold temporary variables.
2. introduces inefficiencies in the source to IR translation.
3. does a direct translation of programmer's code.
4. does not create pseudo-assembly tuned to the target architecture.
  - Not scheduled for machines with non-unit latency.
  - Not scheduled for wide-issue machines.

# The Back End

---

## The Back End:

1. Maps infinite number of virtual registers to finite number of real registers → *register allocation*
2. Removes inefficiencies introduced by front-end → *optimizer*
3. Removes inefficiencies introduced by programmer → *optimizer*
4. Adjusts pseudo-assembly composition and order to match target machine → *scheduler*

## Research and development in back end is growing rapidly.

- EPIC Architectures  (Intel-HP codename for “Itanium”; uses compiler to identify parallelism)
- Binary re-optimization
- Runtime optimization
- Optimizations requiring additional hardware support

# Optimization

```
for i := 0 to 10  
do a[i] = x;
```

ADDI r1 = r0 + 0 ← r1 holds loop index i

LOOP :

LOAD r2 = M[FP + a] ← load address of array a

ADDI r3 = r0 + 4 ← load constant 4

MUL r4 = r3 \* r1 ← calculate offset for index i

ADD r5 = r2 + r4 ← calculate address of a[i]

LOAD r6 = M[FP + x] ← load content of x

STORE M[r5] = r6  
← store x in a[i]

ADDI r1 = r1 + 1 ← increment loop counter i

BRANCH r1 <= 10, LOOP ← repeat, unless exit condition holds

How can we optimize this code for code size/speed/resource usage/...?

# Optimization

```
for i := 0 to 10
  do a[i] = x;
```

ADDI r1 = r0 + 0 ← r1 holds loop index i

LOOP :

LOAD r2 = M[FP + a] ← load address of array a

ADDI r3 = r0 + 4 ← load constant 4

MUL r4 = r3 \* r1 ← calculate offset for index i

ADD r5 = r2 + r4 ← calculate address of a[i]

LOAD r6 = M[FP + x] ← load content of x

STORE M[r5] = r6 ← store x in a[i]

ADDI r1 = r1 + 1 ← increment loop counter i

BRANCH r1 <= 10, LOOP ← repeat, unless exit condition holds

**Instructions not dependent of iteration count...**

**Loop invariant code removal... ...can be moved outside the loop!**

# Register Allocation

```
for i := 0 to 10  
do a[i] = x;
```

```
ADDI    r1 = r0 + 0  
LOAD    r2 = M[FP + a]  
ADDI    r3 = r0 + 4  
LOAD    r6 = M[FP + x]
```

LOOP:

```
MUL     r4 = r3 * r1  
ADD     r5 = r2 + r4  
STORE  M[r5] = r6  
  
ADDI    r1 = r1 + 1  
BRANCH r1 <= 10, LOOP
```

Q: can any of the registers be shared/reused? – analyze liveness/def-use

**Uses 6 virtual registers, only have 5 real registers...**

# Register Allocation

```
for i := 0 to 10  
do a[i] = x;
```

```
ADDI    r1 = r0 + 0  
LOAD    r2 = M[FP + a]  
ADDI    r3 = r0 + 4  
LOAD    r6 = M[FP + x]
```

```
LOOP:  
MUL     r4 = r3 * r1  
ADD     r5 = r2 + r4  
STORE  M[r5] = r6  
  
ADDI    r1 = r1 + 1  
BRANCH r1 <= 10, LOOP
```

Q: can any of the registers be shared/reused? – analyze liveness/def-use

A: registers **r4** and **r5** don't overlap – can map to same register, say **r5**!

Uses 6 virtual registers, only have 5 real registers...

Then, rename r6 to r4.

# Scheduling

```
1  ADDI    r1 = r0 + 0
2  LOAD    r2 = M[FP + A]
3  ADDI    r3 = r0 + 4
4  LOAD    r4 = M[FP + X]
```

LOOP:

```
1  MUL     r5 = r3 * r1
2
3  ADD     r5 = r2 + r5
4  STORE   M[r5] = r4
5  ADDI    r1 = r1 + 1
6  BRANCH  r1 <= 10, LOOP
```

**Multiply instruction takes 2 cycles...**

**Q: can we exploit this?**

# Scheduling

```
1   ADDI    r1 = r0 + 0
2   LOAD    r2 = M[FP + A]
3   ADDI    r3 = r0 + 4
4   LOAD    r4 = M[FP + X]
```

LOOP:

```
1   MUL     r5 = r3 * r1
2
3   ADD     r5 = r2 + r5
4   STORE   M[r5] = r4
5   ADDI    r1 = r1 + 1
6   BRANCH r1 <= 10, LOOP
```

**Multiply instruction takes 2 cycles...**

**A: can use the “empty slot” to execute some other instruction A, as long as A is independent (does not consume the value in r5)**

# Scheduling

```
1  ADDI    r1 = r0 + 0
2  LOAD    r2 = M[FP + A]
3  ADDI    r3 = r0 + 4
4  LOAD    r4 = M[FP + X]
```

```
1  ADDI    r1 = r0 + 0
2  LOAD    r2 = M[FP + A]
3  ADDI    r3 = r0 + 4
4  LOAD    r4 = M[FP + X]
```

LOOP:

```
1  MUL     r5 = r3 * r1
2
3  ADD     r5 = r2 + r5
4  STORE   M[r5] = r4
5  ADDI    r1 = r1 + 1
6  BRANCH r1 <= 10, LOOP
```


LOOP:

```
1  MUL     r5 = r3 * r1
2  ADDI    r1 = r1 + 1
3  ADD     r5 = r2 + r5
4  STORE   M[r5] = r4
5  BRANCH r1 <= 10, LOOP
```

**Multiply instruction takes 2 cycles...**

Can use the “empty slot” to execute some other instruction A, as long as A is independent (does not consume the value in r5)

# Backend analyses and transformations



- *Control Flow Analysis* determines the how instructions are *fetches* during execution.
- Control Flow Analysis precedes dataflow analysis.
- *Dataflow analysis* determines how data flows among instructions.
- Dataflow analysis precedes optimization, register allocation, and scheduling.

# Control Flow Analysis

---

Control Flow Analysis determines the how instructions are *fetches* during execution.

- *Control Flow Graph* - graph of instructions with directed edge  $I_i \rightarrow I_j$  iff  $I_j$  can be executed immediately after  $I_i$ .

# Control Flow Analysis Example

1 r1 = 0

LOOP:

2 r1 = r1 + 1

3 r2 = r1 & 1

4 BRANCH r2 == 0, ODD

5 r3 = r3 + 1

6 JUMP NEXT

ODD:

7 r4 = r4 + 1

NEXT:

8 BRANCH r1 <= 10, LOOP

# Control Flow Analysis Example

```
1 r1 = 0
```

```
LOOP:
```

```
2 r1 = r1 + 1
```

```
3 r2 = r1 & 1
```

```
4 BRANCH r2 == 0, ODD
```

```
5 r3 = r3 + 1
```


```
6 JUMP NEXT
```

```
ODD:
```

```
7 r4 = r4 + 1
```

```
NEXT:
```

```
8 BRANCH r1 <= 10, LOOP
```



# Basic Blocks

---

- *Basic Block* - run of code with single entry and exit.
- Control flow graph of basic blocks more convenient.
- Determine by the following:
  1. Find *leaders*:
    - (a) First statement
    - (b) Targets of conditional and unconditional branches
    - (c) Instructions that follow branches
  2. Basic blocks are leader up to, but not including next leader.

(extra labels and jumps mentioned in previous lecture now omitted for simplicity)

# CFG of Basic Blocks

1 `r1 = 0`

LOOP:

2 `r1 = r1 + 1`  
`r2 = r1 & 1`  
`BRANCH r2 == 0, ODD`


3 `r3 = r3 + 1`  
`JUMP NEXT`

ODD:

4 `r4 = r4 + 1`


NEXT:

5 `BRANCH r1 <= 10, LOOP`




# Domination Motivation

## Constant Propagation:




# Domination Motivation

## Constant Propagation:




## What about this:




# Domination Motivation

## Constant Propagation:



## What about this:



**Illegal if  $r1=4$  does not hold in the other incoming arc! -- Need to analyze which basic blocks are guaranteed to have been executed prior to join.**


# Dominator Analysis

---

- Assume every Control Flow Graph (CFG) has *start* node  $s_0$  with no predecessors.
- Node  $d$  *dominates* node  $n$  if every path of directed edges from  $s_0$  to  $n$  must go through  $d$ .
- Every node dominates itself.

# Dominator Analysis

- Assume every Control Flow Graph (CFG) has *start* node  $s_0$  with no predecessors.
- Node  $d$  *dominates* node  $n$  if every path of directed edges from  $s_0$  to  $n$  must go through  $d$ .
- Every node dominates itself.
- Consider:




- If  $d$  dominates each of the  $p_i$ , then  $d$  dominates  $n$ .
- If  $d$  dominates  $n$ , then  $d$  dominates each of the  $p_i$ .

# Dominator Analysis

- If  $d$  dominates each of the  $p_i$ , then  $d$  dominates  $n$ .
  - If  $d$  dominates  $n$ , then  $d$  dominates each of the  $p_i$ .
  - $Dom[n]$  = set of nodes that dominate node  $n$ .
  - $N$  = set of all nodes.
  - Computation: starting point: n dominated by all nodes
    1.  $Dom[s_0] = \{s_0\}$ .
    2. **for**  $n \in N - \{s_0\}$  **do**  $Dom[n] = N$  
    3. **while** (changes to any  $Dom[n]$  occur) **do**
    4.   **for**  $n \in N - \{s_0\}$  **do**
    5.      $Dom[n] = \{n\} \cup (\bigcap_{p \in pred[n]} Dom[p])$ . 
- nodes that dominate all predecessors of n


# Dominator Analysis Example



Node	$Dom[n]$	$Dom[n]$	$IDom[n]$
$s_0=1$	1		
2	1-12		
3	1-12		
4	1-12		
5	1-12		
6	1-12		
7	1-12		
8	1-12		
9	1-12		
10	1-12		
11	1-12		
12	1-12		

Task: fill in column  $Dom[n]$

# Dominator Analysis Example




Node	$Dom[n]$	$Dom[n]$	$IDom[n]$
$s_0=1$	1	1	
2	1-12	1,2	
3	1-12	1,2,3	
4	1-12	1,2,4	
5	1-12	1,2,5	
6	1-12	1,2,4,6	
7	1-12	1,2,7	
8	1-12	1,2,5,8	
9	1-12	1,2,5,8,9	
10	1-12	1,2,5,8,9,10	
11	1-12	1,2,7,11	
12	1-12	1,2,12	

More concise information: immediate dominators/dominator tree.

# Dominator Analysis Example

- Every node  $n$  ( $n \neq s_0$ ) has exactly one immediate dominator  $IDom[n]$ .
- $IDom[n] \neq n$
- $IDom[n]$  dominates  $n$
- $IDom[n]$  does not dominate any other dominator of  $n$ .

Hence: last dominator of  $n$  on any path from  $s_0$  to  $n$  is  $IDom[n]$




Node	$Dom[n]$	$IDom[n]$
1	1	
2	1,2	
3	1,2,3	
4	1,2,4	
5	1,2,5	
6	1,2,4,6	
7	1,2,7	
8	1,2,5,8	
9	1,2,5,8,9	
10	1,2,5,8,9,10	
11	1,2,7,11	
12	1,2,12	

Task: fill in column  $IDom[n]$

# Dominator Analysis Example

- Every node  $n$  ( $n \neq s_0$ ) has exactly one immediate dominator  $IDom[n]$ .
- $IDom[n] \neq n$
- $IDom[n]$  dominates  $n$
- $IDom[n]$  does not dominate any other dominator of  $n$ .

**Hence: last dominator of  $n$  on any path from  $s_0$  to  $n$  is  $IDom[n]$**




Node	$Dom[n]$	$IDom[n]$
1	1	-
2	1,2	1
3	1,2,3	2
4	1,2,4	2
5	1,2,5	2
6	1,2,4,6	4
7	1,2,7	2
8	1,2,5,8	5
9	1,2,5,8,9	8
10	1,2,5,8,9,10	9
11	1,2,7,11	7
12	1,2,12	2


# Use of Immediate Dominators: Dominator Tree

Immediate dominators can be arranged in tree

- root:  $s_0$
- children of node  $n$ : the nodes  $m$  such that  $n = \text{IDom}[m]$
- hence: each node dominates only its tree descendants



Node	$Dom[n]$	$IDom[n]$
1	1	-
2	1,2	1
3	1,2,3	2
4	1,2,4	2
5	1,2,5	2
6	1,2,4,6	4
7	1,2,7	2
8	1,2,5,8	5
9	1,2,5,8,9	8
10	1,2,5,8,9,10	9
11	1,2,7,11	7
12	1,2,12	2



- efficient representation of dominator information
- used for other types of analysis (e.g. control dependence)

(note: some tree arcs are CFG edges, some are not)

# Post Dominator

---

- Assume every Control Flow Graph (CFG) has *exit* node  $x$  with no successors.
- Node  $p$  *post-dominates* node  $n$  if every path of directed edges from  $n$  to  $x$  must go through  $p$ .
- Every node post-dominates itself.
- Derivation of post-dominator and immediate post-dominator analysis analogous to dominator and immediate dominator analysis.
- Post-dominators will be useful in computing control dependence.
- Control dependence will be useful in many future optimizations.


# Loop Optimization

- Large fraction of execution time is spent in loops.
- Effective loop optimization is extremely important.
- First step in loop optimization → find the loops.




- A *loop* is a set of CFG nodes  $S$  such that:

1. there exists a *header* node  $h$  in  $S$  that dominates all nodes in  $S$ .
  - there exists a path of directed edges from  $h$  to any node in  $S$ .
  - $h$  is the only node in  $S$  with predecessors not in  $S$ .
2. from any node in  $S$ , there exists a path of directed edges to  $h$ .


- A loop is a single entry, multiple exit region.




# Examples of Loops




# Examples of Loops



Header node: 1




Two loops, with identical header node: 1



Header node: 1

Header node: 2

# Back Edges




- *Back-edge* - flow graph edge from node  $n$  to node  $h$  such that  $h$  dominates  $n$
- Each back-edge has a corresponding *natural loop*.

Back-edges:  $3 \rightarrow 2$ ,  $4 \rightarrow 2$ ,  $9 \rightarrow 8$ ,  $10 \rightarrow 5$

# Natural Loops


Back-edge	Header of nat.loop	Nodes
$3 \rightarrow 2$		
$4 \rightarrow 2$		
$9 \rightarrow 8$		
$10 \rightarrow 5$		



- Natural loop of back-edge  $\langle n, h \rangle$ :
  - has a loop header  $h$ .
  - set of nodes  $X$  such that  $h$  dominates  $x \in X$  and there is a path from  $x$  to  $n$  not containing  $h$ .
- A node  $h$  may be header of more than one natural loop.
- Natural loops may be nested.

# Natural Loops

Back-edge	Header of nat.loop	Nodes
$3 \rightarrow 2$	2	2, 3
$4 \rightarrow 2$	2	2, 4
$9 \rightarrow 8$	8	8, 9
$10 \rightarrow 5$	5	5, 8, 9, 10




- Natural loop of back-edge  $\langle n, h \rangle$ :
  - has a loop header  $h$ .
  - set of nodes  $X$  such that  $h$  dominates  $x \in X$  and there is a path from  $x$  to  $n$  not containing  $h$ .
- A node  $h$  may be header of more than one natural loop.
- Natural loops may be nested.

Q: Suppose we had an additional edge  $5 \rightarrow 3$  – is this a backedge?

# Natural Loops

Back-edge	Header of nat.loop	Nodes
$3 \rightarrow 2$	2	2, 3
$4 \rightarrow 2$	2	2, 4
$9 \rightarrow 8$	8	8, 9
$10 \rightarrow 5$	5	5, 8, 9, 10



- Natural loop of back-edge  $\langle n, h \rangle$ :
  - has a loop header  $h$ .
  - set of nodes  $X$  such that  $h$  dominates  $x \in X$  and there is a path from  $x$  to  $n$  not containing  $h$ .
- A node  $h$  may be header of more than one natural loop.
- Natural loops may be nested.

Q: Suppose we had an additional edge  $5 \rightarrow 3$  – is this a backedge?

A: No! 3 does not dominate 5!

# Loop Optimization


---

- Compiler should optimize inner loops first.
  - Programs *typically* spend most time in inner loops.
  - Optimizations may be more effective → loop invariant code removal.
- Convenient to merge natural loops with same header.
- These merged loops are not natural loops.
- Not all cycles in CFG are loops of any kind

# Loop Optimization

- Compiler should optimize inner loops first.
  - Programs *typically* spend most time in inner loops.
  - Optimizations may be more effective → loop invariant code removal.
- Convenient to merge natural loops with same header.
- These merged loops are not natural loops.
- Not all cycles in CFG are loops of any kind

This CFG does not  
contain a loop!



$\{1,2,3\}$  is not a loop:

- 1 is not a header: there are no paths/arcs back to 1
- 2 is not a header: it does not dominate 1 or 3
- similarly for 3

$\{2,3\}$  is not a loop:

- 2 is not a header: it does not dominate 3
- similarly for 3

# Loop Optimization

## Loop invariant code motion

- An instruction is loop invariant if it computes the same value in each iteration.
- Invariant code may be hoisted outside the loop. “into the edge” leading to the header.

```
ADDI    r1 = r0 + 0
LOAD    r2 = M[FP + a]
ADDI    r3 = r0 + 4
LOAD    r6 = M[FP + x]
```

LOOP :

```
MUL     r4 = r3 * r1
ADD     r5 = r2 + r4
STORE  M[r5] = r6

ADDI    r1 = r1 + 1
BRANCH r1 <= 10, LOOP
```

# Loop Optimization

- **Induction variable analysis and elimination** -  $i$  is an induction variable if only definitions of  $i$  within the loop increment/decrement  $i$ , and by a loop-independent value.
- **Strength reduction** - replace expensive instructions (like multiply) with cheaper ones (like add).

```
ADDI    r1 = r0 + 0
LOAD    r2 = M[FP + a]
ADDI    r3 = r0 + 4
LOAD    r6 = M[FP + x]
```

Q: is there an induction variable here?

LOOP :

```
MUL     r4 = r3 * r1
ADD     r5 = r2 + r4
STORE   M[r5] = r6

ADDI    r1 = r1 + 1
BRANCH r1 <= 10, LOOP
```

# Loop Optimization

- **Induction variable analysis and elimination** -  $i$  is an induction variable if only definitions of  $i$  within the loop increment/decrement  $i$ , and by a loop-independent value.
- **Strength reduction** - replace expensive instructions (like multiply) with cheaper ones (like add).

```
ADDI    r1 = r0 + 0
LOAD    r2 = M[FP + a]
ADDI    r3 = r0 + 4
LOAD    r6 = M[FP + x]
```

LOOP :

```
MUL     r4 = r3 * r1
ADD     r5 = r2 + r4
STORE   M[r5] = r6
```

*exploit here?!*

```
ADDI    r1 = r1 + 1
BRANCH r1 <= 10, LOOP
```

holds here

r1	1	2	3	4
r4	0	4	8	12

r1 is induction variable!



# Loop Optimization

- **Induction variable analysis and elimination** -  $i$  is an induction variable if only definitions of  $i$  within the loop increment/decrement  $I$ , by a loop-independent value.
- **Strength reduction** - replace expensive instructions (like multiply) with cheaper ones (like add).

```
ADDI   r1 = r0 + 0
LOAD   r2 = M[FP + a]
ADDI   r3 = r0 + 4      r4 = -4
LOAD   r6 = M[FP + x]
```

LOOP :

```
MUL    r4 = r3 * r1      r4 = r4 + 4 // replace * by +
ADD    r5 = r2 + r4
STORE  M[r5] = r6
```

```
ADDI   r1 = r1 + 1
BRANCH r1 <= 10, LOOP
      r4 <= 40
```


r1	1	2	3	4
r4	0	4	8	12

Eliminated r1 and r3, cut 2 instructions; made 1 instruction 1 cycle faster!

# Non-Loop Cycles


Remember: this CFG does not contain a loop!

Reduction: collapse nodes, eliminate edges




- Loops are instances of *reducible* flow graphs.
  - Each cycle of nodes has a unique header.
  - During reduction, entire loop becomes a single node.
- Non-Loops are instances of *irreducible* flow graphs.
  - Analysis and optimization is more efficient on reducible flow graphs.
  - Irreducible flow graphs occur rarely in practice.
    - \* Use of structured constructs (e.g. if-then, if-then-else, while, repeat, for) leads to reducible flow graphs.
    - \* Use of goto's *may* lead to irreducible flow graphs.
  - Irreducible flow graphs can be made reducible by *node-splitting*.


# Node Splitting




1. duplicate a node of the cycle, say **2**




# Node Splitting




1. duplicate a node of the cycle, say **2**
2. connect the **copy** to its **successor** and **predecessor**



# Node Splitting



1. duplicate a node of the cycle, say **2**
2. connect the **copy** to its **successor** and **predecessor**
3. the **successor** of the copy is the loop header!



# Reduction

Collapse nodes, eliminate edges

