

# Topic 8: Instruction Selection


COS 320

Compiling Techniques

Princeton University  
Spring 2016

Lennart Beringer

# Instruction Selection



## Instruction Selection

- Process of finding set of machine instructions that implement operations specified in IR tree.
- Each machine instruction can be specified as an IR tree fragment → *tree pattern*
- Goal of instruction selection is to cover IR tree with non-overlapping tree patterns.

# Our Architecture

---

- Load/Store architecture (arithmetic instructions operate on registers)
- Relatively large, general purpose register file
  - Data or addresses can reside in registers (unlike Motorola 68000)
  - Each instruction can access any register (unlike x86)
- $r_0$  always contains zero.
- Each instruction has latency of one cycle.
- Execution of only one instruction per cycle.

# Our Architecture

Arithmetic:

$$\text{ADD} \quad r_d = r_{s1} + r_{s2}$$

$$\text{ADDI} \quad r_d = r_s + c$$

$$\text{SUB} \quad r_d = r_{s1} - r_{s2}$$

$$\text{SUBI} \quad r_d = r_s - c$$

$$\text{MUL} \quad r_d = r_{s1} * r_{s2}$$

$$\text{DIV} \quad r_d = r_{s1} / r_{s2}$$

Memory:

$$\text{LOAD} \quad r_d = M[r_s + c]$$

$$\text{STORE} \quad M[r_{s1} + c] = r_{s2}$$

$$\text{MOVEM} \quad M[r_{s1}] = M[r_{s2}]$$

# Pseudo-ops

*Pseudo-op* - An assembly operation which does not have a corresponding machine code operation. Pseudo-ops are resolved during assembly.

MOV	$r_d = r_s$	$\left  \begin{array}{ll} \text{ADDI} & r_d = r_s + 0 \\ \text{ADD} & r_d = r_{s1} + r_0 \end{array} \right.$
MOV	$r_d = r_s$	$\left  \begin{array}{ll} \text{ADD} & r_d = r_{s1} + r_0 \end{array} \right.$
MOVI	$r_d = c$	$\left  \begin{array}{ll} \text{ADDI} & r_d = r_0 + c \end{array} \right.$

(Pseudo-op can also mean assembly directive, such as .align.)

# Instruction Tree Patterns

Name	Effect	Trees
—	$r_i$	TEMP
ADD	$r_i \quad r_j + r_k$	 1
MUL	$r_i \quad r_j \times r_k$	 2
SUB	$r_i \quad r_j - r_k$	 3
DIV	$r_i \quad r_j / r_k$	 4
ADDI	$r_i \quad r_j + c$	 5
		 6
		 7
SUBI	$r_i \quad r_j - c$	 8
LOAD	$r_i \quad M[r_j + c]$	 9
		 10
		 11
		 12


(rule numbers for reference later on)

# Instruction Tree Patterns

STORE $M[r_j + c]$ $r_i$	<p>The diagram illustrates instruction tree patterns for two operations: STORE and MOVEM.</p> <p><b>STORE:</b> This row shows the tree pattern for a STORE instruction. The root node is a MOVE node. Its left child is a MEM node, which has a child '+'. Below the '+' sign are two CONST nodes. To the right of the MEM node is a red number 13. The right child of the MOVE node is another MEM node, which has a child '+'. Below the '+' sign are two CONST nodes. To the right of the MEM node is a red number 14.</p> <p><b>MOVEM:</b> This row shows the tree pattern for a MOVEM instruction. The root node is a MOVE node. Its left child is a MEM node, which has a child 'MEM'. Below the 'MEM' label is a red number 15. The right child of the MOVE node is another MEM node, which has a child 'MEM'. Below the 'MEM' label is a red number 16.</p> <p><b>Bottom Row:</b> The bottom row shows the tree pattern for a MOVEM instruction. The root node is a MOVE node. Its left child is a MEM node, which has a child 'MEM'. Below the 'MEM' label is a red number 17. The right child of the MOVE node is another MEM node, which has a child 'MEM'.</p>
MOVEM $M[r_j]$ $M[r_i]$	<p>The diagram illustrates instruction tree patterns for two operations: STORE and MOVEM.</p> <p><b>STORE:</b> This row shows the tree pattern for a STORE instruction. The root node is a MOVE node. Its left child is a MEM node, which has a child '+'. Below the '+' sign are two CONST nodes. To the right of the MEM node is a red number 13. The right child of the MOVE node is another MEM node, which has a child '+'. Below the '+' sign are two CONST nodes. To the right of the MEM node is a red number 14.</p> <p><b>MOVEM:</b> This row shows the tree pattern for a MOVEM instruction. The root node is a MOVE node. Its left child is a MEM node, which has a child 'MEM'. Below the 'MEM' label is a red number 15. The right child of the MOVE node is another MEM node, which has a child 'MEM'. Below the 'MEM' label is a red number 16.</p> <p><b>Bottom Row:</b> The bottom row shows the tree pattern for a MOVEM instruction. The root node is a MOVE node. Its left child is a MEM node, which has a child 'MEM'. Below the 'MEM' label is a red number 17. The right child of the MOVE node is another MEM node, which has a child 'MEM'.</p>

## Example

$a[i] := x$  assuming  $i$  in register,  $a$  and  $x$  in stack frame.



$r2 \leftarrow r1 + FP$      $r1 \leftarrow r0 + a$   
**(pattern 1)**              **(pattern 7)**

# Individual Node Selection

Covering of tree yields sequence of instructions (“inside out/bottom-up”)

```
ADDI r1 = r0 + offset_a  
ADD r2 = r1 + FP  
LOAD r3 = M[r2 + 0]
```

No register allocation yet

```
ADDI r4 = r0 + 4  
MUL r5 = r4 * r_i
```


```
ADD r6 = r3 + r5
```

```
ADDI r7 = r0 + offset_x  
ADD r8 = r7 + FP  
LOAD r9 = M[r8 + 0]
```

```
STORE M[r6 + 0] = r9
```

**9 registers, 10 instructions**

# Tiling not unique



## Code resulting from yet another tiling

```
ADDI  r1 = r0 + offset_a  
ADD   r2 = r1 + FP  
LOAD  r3 = M[r2 + 0]
```

```
ADDI  r4 = r0 + 4  
MUL   r5 = r4 * r_i
```

```
ADD   r6 = r3 + r5
```

```
ADDI  r7 = r0 + offset_x  
ADD   r8 = r7 + FP  
MOVEM M[r6] = M[r8]
```

**Saves a register (9 → 8) and an instruction (10 → 9).**

# Node Selection

---



- There exist many possible tilings - want tiling/covering that results in instruction sequence of *least cost*
  - Sequence of instructions that takes least amount of time to execute.
  - For single issue fixed-latency machine: fewest number of instructions.
- Suppose each instruction has fixed cost:
  - *Optimum Tiling*: tiles sum to lowest possible value - globally “the best”
  - *Optimal Tiling*: no two adjacent tiles can be combined into a single tile of lower cost - locally “the best”
  - Optimal instruction selection easier to implement than Optimum instruction selection.
  - Optimal is roughly equivalent to Optimum for RISC machines.
  - Optimal and Optimum are noticeably different for CISC machines.
- Instructions are not self-contained with individual costs.

# Optimal Instruction Selection: Maximal Munch

- Cover root node of IR tree with largest tile  $t$  that fits (most nodes)
  - Tiles of equivalent size  $\Rightarrow$  arbitrarily choose one.
- Repeat for each subtree at leaves of  $t$ .
- Generate assembly instructions in reverse order - instruction for tile at root emitted last.




# Maximal Munch

Name	Effect	Trees
—	$r_i$	TEMP
ADD	$r_i \leftarrow r_j + r_k$	$+ \left( r_j, r_k \right)$
MUL	$r_i \leftarrow r_j \times r_k$	$* \left( r_j, r_k \right)$
SUB	$r_i \leftarrow r_j - r_k$	$- \left( r_j, r_k \right)$
DIV	$r_i \leftarrow r_j / r_k$	$/ \left( r_j, r_k \right)$
ADDI	$r_i \leftarrow r_j + c$	$+ \left( r_j, \text{CONST} \right)$
SUBI	$r_i \leftarrow r_j - c$	$- \left( r_j, \text{CONST} \right)$
LOAD	$r_i \leftarrow M[r_j + c]$	$\text{MEM} \left( + \left( \text{CONST}, \text{CONST} \right) \right)$







# Maximal Munch

Name	Effect	Trees		
—	$r_i$		TEMP	MOVEM $M[r_j]$
ADD	$r_i \quad r_j + r_k$			
MUL	$r_i \quad r_j \times r_k$			
SUB	$r_i \quad r_j - r_k$			
DIV	$r_i \quad r_j / r_k$			
ADDI	$r_i \quad r_j + c$		CONST	CONST
SUBI	$r_i \quad r_j - c$		CONST	
LOAD	$r_i \quad M[r_j + c]$		MEM + CONST CONST	MEM + CONST MEM CONST MEM










# Maximal Munch

Name	Effect	Trees
—	$r_i$	TEMP
ADD	$r_i \leftarrow r_j + r_k$	$+ \left( r_j, r_k \right)$
MUL	$r_i \leftarrow r_j \times r_k$	$* \left( r_j, r_k \right)$
SUB	$r_i \leftarrow r_j - r_k$	$- \left( r_j, r_k \right)$
DIV	$r_i \leftarrow r_j / r_k$	$/ \left( r_j, r_k \right)$
ADDI	$r_i \leftarrow r_j + c$	$+ \left( r_j, CONST(c) \right)$
SUBI	$r_i \leftarrow r_j - c$	$- \left( r_j, CONST(c) \right)$
LOAD	$r_i \leftarrow M[r_j + c]$	$MEM \left( r_j + CONST(c) \right)$





# Maximal Munch

Name	Effect	Trees
—	$r_i$	TEMP
ADD	$r_i \leftarrow r_j + r_k$	
MUL	$r_i \leftarrow r_j \times r_k$	
SUB	$r_i \leftarrow r_j - r_k$	
DIV	$r_i \leftarrow r_j \div r_k$	
ADDI	$r_i \leftarrow r_j + c$	
SUBI	$r_i \leftarrow r_j - c$	
LOAD	$r_i \leftarrow M[r_j + c]$	








# Maximal Munch

Name	Effect	Trees
—	$r_i$	TEMP
ADD	$r_i \leftarrow r_j + r_k$	$+ \left( r_j, r_k \right)$
MUL	$r_i \leftarrow r_j \times r_k$	$* \left( r_j, r_k \right)$
SUB	$r_i \leftarrow r_j - r_k$	$- \left( r_j, r_k \right)$
DIV	$r_i \leftarrow r_j / r_k$	$/ \left( r_j, r_k \right)$
ADDI	$r_i \leftarrow r_j + c$	$+ \left( r_j, \text{CONST} \right)$
SUBI	$r_i \leftarrow r_j - c$	$- \left( r_j, \text{CONST} \right)$
LOAD	$r_i \leftarrow M[r_j + c]$	$\text{MEM} \left( + \left( \text{CONST}, \text{CONST} \right) \right)$




# Maximal Munch

Name	Effect	Trees
—	$r_i$	TEMP
ADD	$r_i \leftarrow r_j + r_k$	
MUL	$r_i \leftarrow r_j \times r_k$	
SUB	$r_i \leftarrow r_j - r_k$	
DIV	$r_i \leftarrow r_j / r_k$	
ADDI	$r_i \leftarrow r_j + c$	
SUBI	$r_i \leftarrow r_j - c$	
LOAD	$r_i \leftarrow M[r_j + c]$	



# Maximal Munch



# Maximal Munch

To obtain code, assign registers and emit instructions, bottom-up:

LOAD      $r1 = M[FP + \text{offset\_a}]$

ADDI      $r2 = r0 + 4$

MUL      $r3 = \text{r\_i} * r2$


ADD      $r4 = r1 + r3$

ADDI      $r5 = FP + \text{offset\_x}$

MOVEM     $M[r4] = M[r5]$

**5 registers, 6 instructions**

optimize register usage  
in later phase...



# Assembly Representation

```
structure Assem = struct
  type reg = string
  type temp = Temp.temp
  type label = Temp.label

  datatype instr = OPER of
    {assem: string,
     dst: temp list,
     src: temp list,
     jump: label list option}
    | ...
  ...
end
```

# Codegen

---

```
fun codegen(frame) (stm: Tree.stm) :Assem.instr list =
let
  val ilist = ref(nil: Assem.instr list)
  fun emit(x) = ilist := x::!ilist
  fun munchStm: Tree.stm -> unit
  fun munchExp: Tree.exp -> Temp.temp
in
  munchStm(stm);
  rev(!ilist)
end
```

# Statement Munch

```
fun munchStm(
    T.MOVE(T.MEM(T.BINOP(T.PLUS, e1, T.CONST(c))), e2)
        ) =
    emit(Assem.OPER{assem="STORE M['s0 + " ^  
                int(c) ^ "] = 's1\n",  
                src=[munchExp(e1), munchExp(e2)],  
                dst=[],  
                jump=NONE})  
| munchStm(T.MOVE(T.MEM(e1), T.MEM(e2))) =
    emit(Assem.OPER{assem="MOVEM M['s0] = M['s1]\n"  
                src=[munchExp(e1), munchExp(e2)],  
                dst=[],  
                jump=NONE})  
| munchStm(T.MOVE(T.MEM(e1), e2)) =
    emit(Assem.OPER{assem="STORE M['s0] = 's1\n"  
                src=[munchExp(e1), munchExp(e2)],  
                dst=[],  
                jump=NONE})  
...
```

# Expression Munch

```

and munchExp(T.MEM(T.BINOP(T.PLUS, e1, T.CONST(c)))) =
  let
    val t = Temp.newtemp()
  in
    emit(Assem.OPER{assem="LOAD 'd0 = M['$0 +"
                  ^ int(c) ^ "]\\n",
                  src=[munchExp(e1)],
                  dst=[t],
                  jump=NONE});
    t
  end

```

# Expression Munch

```
| munchExp (T.BINOP (T.PLUS, e1, T.CONST (c)) ) =  
  let  
    val t = Temp.newtemp()  
  in  
    emit (Assem.OPER{assem="ADDI 'd0 = 's0 +"  
                     ^ int(c) ^ "\n",  
                     src=[munchExp (e1)],  
                     dst=[t],  
                     jump=NONE});  
    t  
  end  
...  
| munchExp (T.TEMP (t)) = t
```

# Optimum Instruction Selection

- Find optimum solution for problem (tiling of IR tree) based on optimum solutions for each subproblem (tiling of subtrees)
- Use Dynamic Programming to avoid unnecessary recomputation of subtree costs.
- *cost* assigned to *every* node in IR tree
  - Cost of best instruction sequence that can tile subtree rooted at node.
- Algorithm works bottom-up (Maximum Munch is top-down) - Cost of each subtree  $s_j$  ( $c_j$ ) has already been computed.
- For each tile  $t$  of cost  $c$  that matches at node  $n$ , cost of matching  $t$  is:


$$c_t + \sum_{\text{all leaves } i \text{ of } t} c_i$$

- Tile is chosen which has minimum cost.

# Optimum Instruction Selection – Example

MEM(BINOP(PLUS, CONST(1), CONST(2))))


MEM(PLUS(CONST(1), CONST(2)))



# Optimum Instruction Selection – Example

## Step 1: Find cost of root node


(a,b): a is minimum cost, b is corresponding pattern number



Consider PLUS node:

Pattern	Cost	Leaves Cost	Total
(2) PLUS(e1, e2)	1	2	3
(6) PLUS(CONST(c), e1)	1	1	2
(5) PLUS(e1, CONST(c))	1	1	2


# Optimum Instruction Selection – Example



Consider **MEM** node:

Pattern	Cost	Leaves Cost	Total
(12) $\text{MEM}(e1)$	1	2	3
(9) $\text{MEM}(\text{PLUS}(e1, \text{CONST}(c)))$	1	1	2
(10) $\text{MEM}(\text{PLUS}(\text{CONST}(c), e1))$	1	1	2

# Optimum Instruction Selection – Example





## Step 2: Emit instructions

ADDI r1 = r0 + 1


LOAD r2 = M[r1 + 2]

# Optimum Instruction

Name	Effect	Trees
—	$r_i$	TEMP
ADD	$r_i \quad r_j + r_k$	$+ \quad *$
MUL	$r_i \quad r_j \times r_k$	$\cdot$
SUB	$r_i \quad r_j - r_k$	$- \quad /$
DIV	$r_i \quad r_j / r_k$	
ADDI	$r_i \quad r_j + c$	$+ \quad + \quad CONST \quad CONST$
SUBI	$r_i \quad r_j - c$	$- \quad CONST$
LOAD	$r_i \quad M[r_j + c]$	$MEM \quad MEM \quad MEM \quad MEM$ $+ \quad + \quad CONST \quad CONST$



# Optimum Instruction Selection – Big Example



# Optimum Instruction Selection – Big Example

LOAD r3 = M[FP + offset\_a]

ADDI r4 = r0 + 4

MUL r5 = r4 \* r\_i

ADD r6 = r3 + r5

LOAD r9 = M[FP + offset\_x]

STORE M[r6] = r9

**5 registers, 6 instructions**

Optimal tree generated by Maximum Munch is also optimum...