Princeton University COS 217: Introduction to Programming Systems A Subset of IA-32 Assembly Language

Instruction Operands

Immediate Operands

Syntax: \$i

Semantics: Evaluates to *i*. Note that *i* could be a label...

Syntax: \$label

Semantics: Evaluates to the memory address denoted by *label*.

Register Operands

Syntax: %r

Semantics: Evaluates to reg[r], that is, the contents of register r.

Memory Operands

Syntax: %section:disp(%base, %index, scale)

Semantics:

section is a section register (CS, SS, DS, or ES). disp is a literal or label. base is a general-purpose register. index is any general purpose register except EBP. scale is the literal 2, 4, or 8.

One of *disp*, *base*, or *index* is required. All other fields are optional.

Evaluates to the contents of memory at a certain address. That address consists of an <u>offset</u> into a section.

The <u>section</u> is specified by *section*. Assembly language programmers typically rely on the default section:

- CS for instruction fetches.
- SS for stack pushes and pops and references using ESP or EBP as base.
- DS for all data references except when relative to a stack or string destination.
- ES for the destinations of all string instructions.

The offset is computed using this expression:

```
reg[base] + (reg[index] * scale) + disp
```

The default *disp* is 0. The default *scale* is 0. If *base* is omitted, then reg[*base*] evaluates to 0. If *index* is omitted, then reg[*index*] evaluates to 0.

Commonly Used Memory Operands

| Syntax | Semantics | Description |
|--------------|-------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| label | <pre>disp: labe1 base: (none) index: (none) scale: (none)</pre> | Direct Addressing . The contents of memory at a certain address. The offset of that address is denoted by <i>label</i> . |
| | mem[0+(0*0)+labe1] mem[labe1] | Often used to access a long, word, or byte in the bss , data , or rodata section. |
| (%r) | <pre>disp: (none) base: r index: (none) scale: (none)</pre> | Indirect Addressing. The contents of memory at a certain address. The offset of that address is the contents of register r . |
| | mem[reg[r]+(0*0)+0] mem[reg[r]] | Often used to access a long, word, or byte in the stack section. |
| i(%r) | <pre>disp: i base: r index: (none) scale: (none)</pre> | Base-Pointer Addressing . The contents of memory at a certain address. The offset of that address is the sum of <i>i</i> and the contents of register <i>r</i> . |
| | mem[reg[r]+(0*0)+i] mem[reg[r]+i] | Often used to access a long, word, or byte in the stack section. |
| label(%r) | <pre>disp: labe1 base: r index: (none) scale: (none) mem[reg[r]+(0*0)+labe1]</pre> | Indexed Addressing . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> and the contents of register <i>r</i> . |
| | mem[reg[r]+label] | Often used to access an array of bytes (characters) in the bss , data , or rodata section. |
| label(,%r,i) | <pre>disp: labe1 base: (none) index: r scale: i mem[0+(reg[r]*i)+labe1]</pre> | Indexed Addressing. The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> , and the contents of register <i>r</i> multiplied by <i>i</i> . |
| | mem[(reg[r]*i)+label] | Often used to access an array of longs or words in the bss , data , or rodata section. |

Assembler Mnemonics

Key:

src: a source operanddest: a destination operandI: an immediate operandR: a register operandM: a memory operandlabel: a label operand

For each instruction, at most one operand can be a memory operand.

| Syntax | Semantics (expressed using | Description |
|---------------------------------|----------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|
| | C-like syntax) | • |
| | | |
| Data Transfer | | |
| | | |
| mov{1,w,b} srcIRM, destRM | dest = src; | Move. Copy src to dest. |
| push{1,w} srcIRM | reg[ESP] = reg[ESP] - {4,2}; mem[reg[ESP]] = src; | Push . Push <i>src</i> onto the stack. |
| <pre>pop{1,w} destRM</pre> | <pre>dest = mem[reg[ESP]]; reg[ESP] = reg[ESP] + {4,2};</pre> | Pop . Pop from the stack into <i>dest</i> . |
| <pre>lea{1,w} srcM, destR</pre> | dest = &src | Load Effective Address . Assign the address of <i>src</i> to <i>dest</i> . |
| cltd | reg[EDX:EAX] = reg[EAX]; | Convert Long to Double Register. Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for idivl. |
| cwtd | reg[DX:AX] = reg[AX]; | Convert Word to Double Register. Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for idivw. |
| cbtw | reg[AX] = reg[AL]; | Convert Byte to Word. Sign extend the contents of register AL into register AX, typically in preparation for idivb. |
| leave | Equivalent to: movl %ebp, %esp popl %ebp | Pop a stack frame in preparation for leaving a function |
| Arithmetic | | |
| add{1,w,b} srcIRM, destRM | dest = dest + src; | Add. Add src to dest. |
| sub{1,w,b} srcIRM, destRM | dest = dest - src; | Subtract. Subtract src from dest. |
| inc{l,w,b} destRM | dest = dest = Sie; dest = dest + 1; | Increment. Increment dest. |
| dec{1,w,b} destRM | dest = dest - 1; | Decrement. Decrement dest. |
| neg{1,w,b} destRM | dest = -dest; | Negate. Negate dest. |
| imull srcRM | reg[EDX:EAX] = reg[EAX]*src; | Signed Multiply. Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX. |
| imulw srcRM | reg[DX:AX] = reg[AX]*src; | Signed Multiply . Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX. |
| imulb srcRM | reg[AX] = reg[AL]*src; | Signed Multiply . Multiply the contents of register AL by <i>src</i> , and store the product i AX. |
| idivl srcRM | <pre>reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;</pre> | Signed Divide. Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX. |

| | | (d) 17111 7111 1 |
|---------------------------------------------------------------|----------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| idivw srcRM | <pre>reg[AX] = reg[DX:AX]/src; reg[DX] = reg[DX:AX]%src;</pre> | Signed Divide. Divide the contents of registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder |
| | | in register DX. |
| idivb srcRM | <pre>reg[AL] = reg[AX]/src; reg[AH] = reg[AX]%src;</pre> | Signed Divide. Divide the contents of register AX by <i>src</i> , and store the quotient in register AL and the remainder in register AH. |
| mull srcRM | reg[EDX:EAX] = reg[EAX]*src; | Unsigned Multiply . Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX. |
| mulw srcRM | reg[DX:AX] = reg[AX]*src; | Unsigned Multiply . Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX. |
| mulb srcRM | reg[AX] = reg[AL]*src; | Unsigned Multiply . Multiply the contents of register AL by <i>src</i> , and store the product in AX. |
| divl srcRM | <pre>reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;</pre> | Unsigned Divide. Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX. |
| divw srcRM | <pre>reg[AX] = reg[DX:AX]/src; reg[DX] = reg[DX:AX]%src;</pre> | Unsigned Divide. Divide the contents of registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder in register DX. |
| divb srcRM | reg[AL] = reg[AX]/src; reg[AH] = reg[AX]%src; | Unsigned Divide. Divide the contents of register AX by <i>src</i> , and store the quotient in register AL and the remainder in register AH. |
| | | |
| Bitwise | | |
| Bitwise | | |
| TDM doub DM | 3 | A I Division I also I a |
| and{1,w,b} srcIRM, destRM | dest = dest & src; | And. Bitwise and src into dest. |
| <pre>or{1,w,b} srcIRM, destRM xor{1,w,b} srcIRM, destRM</pre> | dest = dest src; dest = dest ^ src; | Or. Bitwise or <i>src</i> nito <i>dest</i> . Exclusive Or. Bitwise exclusive or <i>src</i> into <i>dest</i> . |
| not{1,w,b} destRM | dest = ~dest; | Not. Bitwise not <i>dest</i> . |
| sal{1,w,b} srcIR, destRM | dest = dest << src; | Shift Arithmetic Left. Shift dest to the left src bits, filling with zeros. |
| sar{1,w,b} srcIR, destRM | dest = dest >> src; | Shift Arithmetic Right . Shift <i>dest</i> to the right <i>src</i> bits, sign extending the number. |
| shl{l,w,b} srcIR, destRM | (Same as sal) | Shift Left. (Same as sal.) |
| shr{1,w,b} srcIR, destRM | (Same as sar) | Shift Right . Shift <i>dest</i> to the right <i>src</i> bits, filling with zeros. |
| Control Transfer | | |
| Control Transfer | | |
| cmp{1,w,b} srcIRM1,srcRM2 | reg[EFLAGS] = srcRM2 comparedwith srcIRM1 | Compare . Compare <i>src2</i> with <i>src1</i> , and set the condition codes in the EFLAGS register accordingly. |
| jmp <i>label</i> | reg[EIP] = label; | Jump. Jump to label. |
| j{e,ne} label | <pre>if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre> | Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. |
| j{l,le,g,ge} label | <pre>if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre> | Signed Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship between the most recently compared numbers. |
| j{b,be,a,ae} <i>labe1</i> | <pre>if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre> | Unsigned Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a below, below |
| | | |

| | | or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. |
|------------|---------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------|
| call label | <pre>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = label;</pre> | Call. Call the function that begins at label. |
| call *srcR | <pre>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = reg[srcR];</pre> | Call . Call the function whose address is in <i>src</i> . |
| ret | <pre>reg[EIP] = mem[reg[ESP]]; reg[ESP] = reg[ESP] + 4;</pre> | Return . Return from the current function. |
| int srcIRM | Generate interrupt number src | Interrupt . Generate interrupt number <i>src</i> . |

Assembler Directives

| Syntax | Description |
|-------------------------------|----------------------------------------------------------------------------------|
| label: | Record the fact that <i>label</i> marks the current location within the |
| | current section |
| .section ".sectionname" | Make the <i>sectionname</i> section the current section |
| .skip n | Skip <i>n</i> bytes of memory in the current section |
| .align n | Skip as many bytes of memory in the current section as |
| | necessary so the current location is evenly divisible by n |
| .byte bytevalue1, bytevalue2, | Allocate one byte of memory containing bytevalue1, one byte of |
| | memory containing bytevalue2, in the current section |
| .word wordvalue1, wordvalue2, | Allocate two bytes of memory containing wordvalue1, two |
| | bytes of memory containing wordvalue2, in the current |
| | section |
| .long longvalue1, longvalue2, | Allocate four bytes of memory containing <i>longvalue1</i> , four |
| | bytes of memory containing <i>longvalue2</i> , in the current section |
| .ascii "string1", "string2", | Allocate memory containing the characters from <i>string1</i> , |
| | string2, in the current section |
| .asciz "string1", "string2", | Allocate memory containing <i>string1</i> , <i>string2</i> ,, where each |
| | string is NULL terminated, in the current section |
| .string "string1", "string2", | (Same as .asciz) |
| .globl label1, label2, | Mark label1, label2, so they are available to the linker |
| .equ name, expr | Define <i>name</i> as a symbolic alias for <i>expr</i> |
| .lcomm label, n [,align] | Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section [and align |
| | the bytes on an <i>align</i> -byte boundary] |
| .comm label, n, [,align] | Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section, mark label |
| | so it is available to the linker [and align the bytes on an align- |
| | byte boundary] |
| .type label,@function | Mark <i>label</i> so the linker knows that it denotes the beginning of a |
| | function |

Copyright © 2004 by Robert M. Dondero, Jr.