# Princeton University <br> COS 217: Introduction to Programming Systems A Subset of IA-32 Assembly Language 

Instruction Operands

## Immediate Operands

Syntax: \$i
Semantics: Evaluates to $i$. Note that $i$ could be a label...

Syntax: \$label
Semantics: Evaluates to the memory address denoted by label.

## Register Operands

Syntax: \%r
Semantics: Evaluates to reg[r], that is, the contents of register $r$.

## Memory Operands

Syntax: \%section:disp(\%base, \%index, scale)

## Semantics:

section is a section register (CS, SS, DS, or ES).
disp is a literal or label.
base is a general-purpose register.
index is any general purpose register except EBP.
scale is the literal 2,4 , or 8 .
One of disp, base, or index is required. All other fields are optional.
Evaluates to the contents of memory at a certain address. That address consists of an offset into a section.

The section is specified by section. Assembly language programmers typically rely on the default section:

- CS for instruction fetches.
- SS for stack pushes and pops and references using ESP or EBP as base.
- DS for all data references except when relative to a stack or string destination.
- ES for the destinations of all string instructions.

The offset is computed using this expression:
reg[base] + (reg[index] * scale) + disp
The default disp is 0 . The default scale is 0 . If base is omitted, then reg[base] evaluates to 0 . If index is omitted, then reg[index] evaluates to 0 .

Commonly Used Memory Operands

| Syntax | Semantics | Description |
| :---: | :---: | :---: |
| label | disp: label <br> base: (none) <br> index: (none) <br> scale: (none) <br> mem[0+(0*0)+label] <br> mem[label] | Direct Addressing. The contents of memory at a certain address. The offset of that address is denoted by label. <br> Often used to access a long, word, or byte in the bss, data, or rodata section. |
| (\%r) | $\begin{aligned} & \text { disp: (none) } \\ & \text { base: } r \\ & \text { index: (none) } \\ & \text { scale: (none) } \\ & \operatorname{mem}\left[\operatorname{reg}[r]+\left(0^{*} 0\right)+0\right] \\ & \operatorname{mem}[\operatorname{reg}[r]] \\ & \hline \end{aligned}$ | Indirect Addressing. The contents of memory at a certain address. The offset of that address is the contents of register $r$. <br> Often used to access a long, word, or byte in the stack section. |
| i(\%r) | ```disp: i base: r index: (none) scale: (none) \(\operatorname{mem}[r e g[r]+(0 * 0)+i]\) mem \([r e g[r]+i]\)``` | Base-Pointer Addressing. The contents of memory at a certain address. The offset of that address is the sum of $i$ and the contents of register $r$. <br> Often used to access a long, word, or byte in the stack section. |
| label(\%r) | ```disp: label base: r index: (none) scale: (none) mem[reg[r]+(0*0)+label] mem[reg[r]+label]``` | Indexed Addressing. The contents of memory at a certain address. The offset of that address is the sum of the address denoted by label and the contents of register $r$. <br> Often used to access an array of bytes (characters) in the bss, data, or rodata section. |
| label(,\%r,i) | ```disp: label base: (none) index: r scale: i mem[0+(reg[r]*i)+label] mem[(reg[r]*i)+label]``` | Indexed Addressing. The contents of memory at a certain address. The offset of that address is the sum of the address denoted by label, and the contents of register $r$ multiplied by $i$. <br> Often used to access an array of longs or words in the bss, data, or rodata section. |

## Assembler Mnemonics

Key:
src: a source operand
dest: a destination operand
I: an immediate operand
$R$ : a register operand
$M$ : a memory operand
label: a label operand
For each instruction, at most one operand can be a memory operand.

| Syntax | Semantics (expressed using C-like syntax) | Description |
| :---: | :---: | :---: |
| Data Transfer |  |  |
| mov $\{1, \mathrm{w}, \mathrm{b}\} \operatorname{srcIRM}, \mathrm{destRM}$ | dest = src; | Move. Copy src to dest. |
| push\{l,w\} SrcIRM | $\mathrm{reg}[\mathrm{ESP}]=\mathrm{reg}[\mathrm{ESP}]-\{4,2\} ;$ $\mathrm{mem}[\mathrm{reg}[\mathrm{ESP}]]=s r c ;$ | Push. Push src onto the stack. |
| pop\{l,w\} destrM | $\begin{aligned} & \text { dest = mem[reg[ESP]]; } \\ & \text { reg[ESP] }=\operatorname{reg}[\mathrm{ESP}]+\{4,2\} ; \end{aligned}$ | Pop. Pop from the stack into dest. |
| lea\{l,w\} SrcM, destR | dest = \&src; | Load Effective Address. Assign the address of sre to dest. |
| cltd | reg[EDX:EAX] = reg[EAX]; | Convert Long to Double Register. Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for idivl. |
| cwtd | reg[DX:AX] = reg[AX]; | Convert Word to Double Register. Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for idivw. |
| cbtw | reg[AX] = reg[AL]; | Convert Byte to Word. Sign extend the contents of register AL into register AX, typically in preparation for idivb. |
| leave | Equivalent to:  <br> movl \%ebp, \%esp <br> popl $\% e b p$ | Pop a stack frame in preparation for leaving a function |
| Arithmetic |  |  |
| add\{l,w,b\} srcIRM, destRM | dest = dest + src; | Add. Add src to dest. |
| sub\{l,w,b\} srcIRM, destRM | dest = dest - src; | Subtract. Subtract src from dest. |
| inc\{l,w, b\} destRM | dest = dest + 1; | Increment. Increment dest. |
| dec\{l,w,b\} destrM | dest = dest - 1; | Decrement. Decrement dest. |
| neg\{l,w, b\} destrM | dest = -dest; | Negate. Negate dest. |
| imull srcRM | reg[EDX:EAX] = reg[EAX]*src; | Signed Multiply. Multiply the contents of register EAX by src, and store the product in registers EDX:EAX. |
| imulw srcRM | reg[DX:AX] = reg[AX]*src; | Signed Multiply. Multiply the contents of register AX by src, and store the product in registers DX:AX. |
| imulb srcRM | $\operatorname{reg}[\mathrm{AX}]=\mathrm{reg}[\mathrm{AL}]^{*}$ src; | Signed Multiply. Multiply the contents of register AL by src, and store the product in AX. |
| idivl srcRM | $\begin{aligned} & \text { reg[EAX] }=\text { reg[EDX:EAX]/src; } \\ & \text { reg[EDX] }=\text { reg[EDX:EAX]\%src; } \end{aligned}$ | Signed Divide. Divide the contents of registers EDX:EAX by src, and store the quotient in register EAX and the remainder in register EDX. |


| idivw srcRM | $\begin{aligned} & \mathrm{reg}[A X]=\mathrm{reg}[D X: A X] / s r c ; \\ & \mathrm{reg}[D X]=\mathrm{reg}[D X: A X] \% s r c ; \end{aligned}$ | Signed Divide. Divide the contents of registers DX:AX by src, and store the quotient in register AX and the remainder in register DX. |
| :---: | :---: | :---: |
| idivb srcRM | $\begin{aligned} & \operatorname{reg}[\mathrm{AL}]=\operatorname{reg}[\mathrm{AX}] / s r c ; \\ & \operatorname{reg}[\mathrm{AH}]=\operatorname{reg}[\mathrm{AX}] \% s r c ; \end{aligned}$ | Signed Divide. Divide the contents of register AX by src, and store the quotient in register AL and the remainder in register AH. |
| mull srcRM | reg[EDX:EAX] = reg[EAX]*src; | Unsigned Multiply. Multiply the contents of register EAX by src, and store the product in registers EDX:EAX. |
| mulw srcRM | $\operatorname{reg}[\mathrm{DX:AX}]=\mathrm{reg}[\mathrm{AX}]^{*}$ src; | Unsigned Multiply. Multiply the contents of register AX by src, and store the product in registers DX:AX. |
| mulb srcRM | $\operatorname{reg}[\mathrm{AX}]=\mathrm{reg}[\mathrm{AL}]^{*} \mathrm{src}$; | Unsigned Multiply. Multiply the contents of register AL by src, and store the product in AX. |
| divl srcRM | $\begin{aligned} \mathrm{reg}[E A X] & =r e g[E D X: E A X] / s r c ; \\ \mathrm{reg}[E D X] & =r e g[E D X: E A X] \% s r c ; \end{aligned}$ | Unsigned Divide. Divide the contents of registers EDX:EAX by src, and store the quotient in register EAX and the remainder in register EDX. |
| divw srcRM | $\begin{aligned} & \operatorname{reg}[A X]=r e g[D X: A X] / s r c ; \\ & r e g[D X]=r e g[D X: A X] \% s r c ; \end{aligned}$ | Unsigned Divide. Divide the contents of registers DX:AX by src, and store the quotient in register AX and the remainder in register DX. |
| divb srcRM | $\begin{aligned} & \operatorname{reg}[\mathrm{AL}]=\operatorname{reg}[\mathrm{AX}] / s r c ; \\ & \operatorname{reg}[\mathrm{AH}]=\operatorname{reg}[\mathrm{AX}] \% s r c ; \end{aligned}$ | Unsigned Divide. Divide the contents of register AX by src, and store the quotient in register AL and the remainder in register AH. |
| Bitwise |  |  |
| and\{l,w,b\} srcIRM, destRM | dest = dest \& src; | And. Bitwise and src into dest. |
| or $\{1, \mathrm{w}, \mathrm{b}\}$ srcIRM, destRM | dest = dest \| src; | Or. Bitwise or src nito dest. |
| $\operatorname{xor}\{1, \mathrm{w}, \mathrm{b}\}$ srcIRM, destRM | dest = dest ^ src; | Exclusive Or. Bitwise exclusive or src into dest. |
| not $\{1, \mathrm{w}, \mathrm{b}\}$ destRM | dest = ~dest; | Not. Bitwise not dest. |
| $\mathrm{sal}\{\mathrm{l}, \mathrm{w}, \mathrm{b}\} \mathrm{srcIR}$, destRM | dest = dest << src; | Shift Arithmetic Left. Shift dest to the left src bits, filling with zeros. |
| sar\{l,w,b\} srcIR, destRM | dest = dest >> src; | Shift Arithmetic Right. Shift dest to the right src bits, sign extending the number. |
| shl $\{\mathrm{l}, \mathrm{w}, \mathrm{b}\}$ srcIR, destRM | (Same as sal) | Shift Left. (Same as sal.) |
| shr\{l,w,b\} srcIR, destRM | (Same as sar) | Shift Right. Shift dest to the right src bits, filling with zeros. |
| Control Transfer |  |  |
| cmp 1 l, w, b\} srcIRM1, srcRM2 | $\begin{aligned} & \text { reg[EFLAGS] }= \\ & \text { srcRM2 comparedwith srcIRM1 } \end{aligned}$ | Compare. Compare src2 with src1, and set the condition codes in the EFLAGS register accordingly. |
| jmp label | reg[EIP] = label; | Jump. Jump to label. |
| j\{e,ne\} label | ```if (reg[EFLAGS] appropriate) reg[EIP] = label;``` | Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. |
| j\{l, le,g,ge\} label | ```if (reg[EFLAGS] appropriate) reg[EIP] = label;``` | Signed Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship between the most recently compared numbers. |
| j\{b,be, a, ae\} label | ```if (reg[EFLAGS] appropriate) reg[EIP] = label;``` | Unsigned Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a below, below |


|  |  | or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. |
| :---: | :---: | :---: |
| call label | $\begin{aligned} & \mathrm{reg}[\mathrm{ESP}]=\mathrm{reg}[\mathrm{ESP}]-4 ; \\ & \operatorname{mem}[\mathrm{reg}[\mathrm{ESP}]]=\mathrm{reg}[\mathrm{EIP}] ; \\ & \mathrm{reg}[\mathrm{EIP}]=\mathrm{label} ; \end{aligned}$ | Call. Call the function that begins at label. |
| call *srcR | $\mathrm{reg}[\mathrm{ESP}]=\mathrm{reg}[\mathrm{ESP}]-4 ;$ $\operatorname{mem}[\mathrm{reg}[\mathrm{ESP}]]=\mathrm{reg}[\mathrm{EIP}] ;$ $\mathrm{reg}[\mathrm{EIP}]=\mathrm{reg}[\operatorname{srcR}] ;$ | Call. Call the function whose address is in src. |
| ret | $\begin{aligned} \mathrm{reg}[\mathrm{EIP}] & =\operatorname{mem}[\mathrm{reg}[\mathrm{ESP}]] ; \\ \mathrm{reg}[\mathrm{ESP}] & =\operatorname{reg}[\mathrm{ESP}]+4 ; \end{aligned}$ | Return. Return from the current function. |
| int srcIRM | Generate interrupt number src | Interrupt. Generate interrupt number src. |

## Assembler Directives

| Syntax | Description |
| :---: | :---: |
| label: | Record the fact that label marks the current location within the current section |
| .section ".sectionname" | Make the sectionname section the current section |
| . skip $n$ | Skip $n$ bytes of memory in the current section |
| . align $n$ | Skip as many bytes of memory in the current section as necessary so the current location is evenly divisible by $n$ |
| .byte bytevalue1, bytevalue2, .. | Allocate one byte of memory containing bytevalue1, one byte of memory containing bytevalue $2, \ldots$ in the current section |
| .word wordvalue1, wordvalue2, | Allocate two bytes of memory containing wordvalue1, two bytes of memory containing wordvalue2, ... in the current section |
| .long longvalue1, longvalue2, | Allocate four bytes of memory containing longvalue1, four bytes of memory containing longvalue2, ... in the current section |
| .ascii "string1", "string2", | Allocate memory containing the characters from string1, string $2, \ldots$ in the current section |
| .asciz "string1", "string2", | Allocate memory containing string1, string2, ..., where each string is NULL terminated, in the current section |
| .string "string1", "string2", | (Same as .asciz) |
| .globl label1, label2, ... | Mark label1, label2, ... so they are available to the linker |
| .equ name, expr | Define name as a symbolic alias for expr |
| .lcomm label, $n$ [, align] | Allocate $n$ bytes, marked by label, in the bss section [and align the bytes on an align-byte boundary] |
| .comm label, $n$, [,align] | Allocate $n$ bytes, marked by label, in the bss section, mark label so it is available to the linker [and align the bytes on an alignbyte boundary] |
| .type label,@function | Mark label so the linker knows that it denotes the beginning of a function |

Copyright © 2004 by Robert M. Dondero, Jr.

