

Router Construction II


Outline

- Network Processors
- Adding Extensions
- Scheduling Cycles


Observations

- Emerging commodity components can be used to build IP routers
 - switching fabrics, network processors, ...
- Routers are being asked to support a growing array of services
 - firewalls, proxies, p2p nets, overlays, ...

Router Architecture



Software-Based Router




Spring 2002

CS 461

- + Cost
- + Programmability
- Performance (~300 Kpps)
- Robustness

4

Hardware-Based Router




Spring 2002

CS 461

- Cost
- Programmability
- + Performance (25+ Mpps)
- + Robustness

5

NP-Based Router Architecture




Spring 2002

CS 461

- + Cost (\$1500)
- + Programmability
- ? Performance
- ? Robustness

6

In General...




Spring 2002

CS 461

7

Architectural Overview




Spring 2002

CS 461

8

Virtual Router

- Classifiers
- Schedulers
- Forwarders




Spring 2002

CS 461

9

Simple Example




Spring 2002

CS 461

10

Intel IXP




Spring 2002

CS 461

11




Processor Hierarchy



Spring 2002

CS 461

12



What We Measured


- Static context assignment
 - 16 input / 8 output
- Infinite offered load
- 64-byte (minimum-sized) IP packets
- Three different queuing disciplines

Spring 2002

CS 461

16

Single Protected Queue




- Lock synchronization
- Max 3.47 Mpps
- Contention lower bound 1.67 Mpps

Spring 2002

CS 461

17

Multiple Private Queues




- Output must select queue
- Max 3.29 Mpps

Spring 2002

CS 461

18

Multiple Protected Queues



- Output must select queue
- Some QoS scheduling (16 priority levels)
- Max 3.29 Mpps

Spring 2002

CS 461

19

Data Plane Processing

<u>INPUT context loop</u>	<u>OUTPUT context loop</u>
wait_for_data	if (need_data)
copy in_fifo→regs	select_queue
Basic_IP_processing	dequeue←SRAM
copy regs→DRAM	copy DRAM→out_fifo
if (last_fragment)	
enqueue→SRAM	

Spring 2002

CS 461

20

Cycles to Waste


<u>INPUT context loop</u>	<u>OUTPUT context loop</u>
wait_for_data	if (need_data)
copy in_fifo→regs	select_queue
Basic_IP_processing	dequeue←SRAM
nop	copy DRAM→out_fifo
nop	
...	
nop	
copy regs→DRAM	
if (last_fragment)	
enqueue→SRAM	

Spring 2002

CS 461

21

How Many “NOPs” Possible?



Spring 2002

CS 461

22

Data Plane Extensions


Processing	Memory Ops	Register Ops
Basic IP	6	32
TCP Splicer	6	45
TCP SYN Monitor	1	5
ACK Monitor	3	15
Port Filter	5	26
Wavelet Dropper	2	28

Spring 2002

CS 461

23

Control and Data Plane



Spring 2002

CS 461

24

What About the StrongARM?


- Shares memory bus with MicroEngines
 - must respect resource budget
- What we do
 - control IXP1200 ↔ Pentium DMA
 - control MicroEngines
- What might be possible
 - anything within budget
 - exploit instruction and data caches
- We recommend against
 - running Linux

Spring 2002

CS 461

25

Performance



Spring 2002

CS 461

26




Pentium

- Runs protocols in the control plane
 - e.g., BGP, OSPF, RSVP
- Run other router extensions
 - e.g., proxies, active protocols, overlays
- Implementation
 - runs Scout OS + Linux IXP driver
 - CPU scheduler is key

Spring 2002

CS 461

27



Scheduling Mechanism

- Proportional share forms the base
 - each process reserves a cycle rate
 - provides isolation between processes
 - unused capacity fairly distributed
- Eligibility
 - a process receives its share only when its source queue is not empty and sink queue is not full
- Batching
 - to minimize context switch overhead

Spring 2002

CS 461

31

Share Assignment


- QoS Flows
 - assume link rate is given, derive cycle rate
 - conservative rate to input process
 - keep batching level low
- Best Effort Flows
 - may be influenced by admin policy
 - use shares to balance system (avoid livelock)
 - keep batching level high

Spring 2002

CS 461

32

Experiment




Spring 2002

CS 461

33

Mixing Best Effort and QoS

- Increase offered load from A




Spring 2002

CS 461

34

CPU vs Link

- Fix A at 50Kpps, increase its processing cost




Spring 2002

CS 461

35

Turn Batching Off




- CPU efficiency: 66.2%

Spring 2002

CS 461

36

Enforce Time Slice



- CPU efficiency: 81.6% (30us quantum)

Spring 2002

CS 461

37

Batching Throttle

- Scheduler Granularity: G
 - flow processes as many packets as possible w/in G
- Efficiency Index: E, Overhead Threshold: T
 - keep the overhead under T%, then $1 / (1+T) < E$
- Batch Threshold: B_i
 - don't consider Flow i active until it has accumulated at least B_i packets, where $C_{sw} / (B_i \times C_i) < T$
- Delay Threshold: D_i
 - consider a flow that has waited D_i active

Spring 2002

CS 461

38

Dynamic Control

- Flow specifies delay requirement D
- Measure context switch overhead offline
- Record average flow runtime
- Set E based on workload
- Calculate batch-level B for flow

Spring 2002

CS 461

39

