


Arithmetic Instructions

- General form



- src₁* and *reg* must be registers; *src₂* may be a register or a signed 13-bit number

```
add %o1,%o2,%g3
sub %i1,2,%g3
```

- Some SPARCs have no multiply and divide instructions

see Appendix E of the SPARC Architecture Manual, §4.10 in Paul

- Standard run-time library provides multiply and divide routines

```
.mul .rem .div signed arithmetic
.umul .urem .udiv unsigned arithmetic
```

Data Movement

- Load a constant into a register

set <i>value, reg</i>	sethi <i>%hi(value), reg</i> or <i>reg, %lo(value), reg</i>
------------------------------	--

- if *%hi(value)* == 0, omit **sethi**, if *%lo(value)* == 0, omit **or**
- sethi** instruction

0	reg	4	imm22
31	29	28	24 21

e.g., direct addressing

set <i>a,%g1</i>	sethi <i>%hi(a),%g1</i>
ld [<i>%g1</i>], <i>%g2</i>	or <i>%lo(a),%g1</i>
	ld [<i>%g1</i>], <i>%g2</i>

faster alternative (2 instead of 3 ticks):

sethi <i>%hi(a),%g1</i>	
ld [<i>%g1+%lo(a)</i>], <i>%g2</i>	

- Clearing registers and memory; note the use of *%g0* to stand for 0

add <i>%g0,%g0,%o1</i>	
st <i>%g0,[%i1]</i>	
stb <i>%g0,[%i1]</i>	

Synthetic Instructions

- ***Synthetic instructions*** or ***pseudo-instructions*** are implemented by the ***assembler*** by one or more “real” instructions

<u>SYNTHETIC</u>	<u>REAL</u>
move register to register	
mov <i>src</i> , <i>dst</i>	or %g0, <i>src</i> , <i>dst</i>
clear register, memory	
clr <i>reg</i>	add %g0,%g0, <i>reg</i>
clr [<i>address</i>]	st %g0,[<i>address</i>]
negate	
neg <i>dst</i>	sub %g0, <i>dst</i> , <i>dst</i>
neg <i>src</i> , <i>dst</i>	sub %g0, <i>src</i> , <i>dst</i>
increment/decrement	
inc <i>dst</i>	add <i>dst</i> ,1, <i>dst</i>
dec <i>dst</i>	sub <i>dst</i> ,1, <i>dst</i>

- See Appendix E in Paul

Bitwise Logical Instructions

- General form

and andn or orn xor xnor	<div style="border-left: 1px solid black; padding-left: 10px; margin-left: -10px;">{cc}</div> <i>src</i> ₁ , <i>src</i> ₂ , <i>dst</i>
---	--

- Corresponding C bitwise operators; *src*₂ is a register or a signed 13-bit number

and andn or orn xor xnor	<i>dst</i> = <i>src</i> ₁ & <i>src</i> ₂ <i>dst</i> = <i>src</i> ₁ & ~ <i>src</i> ₂ <i>dst</i> = <i>src</i> ₁ <i>src</i> ₂ <i>dst</i> = <i>src</i> ₁ ~ <i>src</i> ₂ <i>dst</i> = <i>src</i> ₁ ^ <i>src</i> ₂ <i>dst</i> = <i>src</i> ₁ ^ ~ <i>src</i> ₂
---	--

Bitwise Logical Instructions, cont'd

- Complement

2's complement	neg reg	sub %g0,reg,reg
1's complement	not reg	xnor reg,%g0,reg

- Synthetic instructions


btst bits,reg	andcc reg,bits,%g0
bset bits,reg	or reg,bits,reg
bclr bits,reg	andn reg,bits,reg
btog bits,reg	xor reg,bits,reg

e.g.,

```
btst 0x8,%g1
```

Shift Instructions

- General form



- Instruction format

10	reg	sll=100101 srl=100110 sra=100111	src	0	00000000	reg ₁
10	reg	"	src	1	00000000	0..31

31 29 24 18 13 12 4

- Vacated bits: **sll** or **srl** fill with 0s, **sra** fills with sign bit

- For 2's complement numbers

sra reg,n,reg divides **reg** by 2^n

sla reg,n,reg multiplies **reg** by 2^n

shift instructions do **not** modify the condition codes

Floating Point Instructions

- Floating point instructions are performed using the floating point unit (FPU);
- 32 floating point registers: %f0 — %f31
- Floating point load and store instructions:

ld [address],*freg*
ldd [address],*freg*

st *freg*,[address]
std *freg*,[address]

doubles use even-odd register pair

- Other instructions; *src*, *src1*, *src2*, *dst* denote floating point registers

fmove	<i>src</i> , <i>dst</i>	move; double/quad takes 2/4 fmove
fnegs	<i>src</i> , <i>dst</i>	negate; double/quad takes 1/3 fmove
fabss	<i>src</i> , <i>dst</i>	absolute value; double/quad takes 1/3 fmove
fsqrt[sdq]	<i>src</i> , <i>dst</i>	square root
fadd[sdq]	<i>src1</i> , <i>src2</i> , <i>dst</i>	addition
fsub[sdq]	<i>src1</i> , <i>src2</i> , <i>dst</i>	subtraction
fmul[sdq]	<i>src1</i> , <i>src2</i> , <i>dst</i>	multiplication
fdiv[sdq]	<i>src1</i> , <i>src2</i> , <i>dst</i>	division

Floating Point Instructions, cont'd

- Comparison and branching

fcmp[sdq] *src1*,*src2* floating point compare

- 4 floating point condition codes

E equal
L less than
G greater than
U unordered

- Use these condition codes with floating point conditional branches

see page 38 in SPARC Architecture Manual, §11.5 in Paul

- Floating point conversions

f[sdq]toi *src1*,*src2* convert single/double/quad to signed integer
fito[sdq] *src1*,*src2* convert integer to single/double/quad

fitox rounds to "even", **extoi** rounds toward 0; register holds an integer

f[sdq]to[sdq] *src1*,*src2* convert between floating point formats