
COS 217: Introduction to Programming Systems

Machine Language





Machine Language



The first part of this lecture (Thursday) covers

- Machine language (in general)
- A motivating example from Assignment 6: Buffer Overrun
- AARCH64 machine language (in particular)

The second part (Tuesday) covers

The assembly and linking processes



Instruction Set Architecture (ISA)



There are many kinds of computer chips out there:

ARM

Intel x86 series

IBM PowerPC

RISC-V


MIPS

Each of these different "machine architectures" understands a different machine language

(and, in the old days, dozens more)


The Build Process





Flashback to last lecture ...





Assignment 6: Attack the "Grader" Program




```
/* Prompt for name and read it */
void getName() {
  printf("What is your name?\n");
  readString();
}
```


Unchecked write to buffer!

```
/* Read a string into name */
void readString() {
  char buf[BUFSIZE];
 int i = 0;
 int c;
  /* Read string into buf[] */
  for (;;) {
    c = fgetc(stdin);
    if (c == EOF || c == '\n')
      break;
    buf[i] = c;
    <u>i++;</u>
 buf[i] = '\0';
 /* Copy buf[] to name[] */
  for (i = 0; i < BUFSIZE; i++)
    name[i] = buf[i];
```





























Agenda



AARCH64 Machine Language

AARCH64 Machine Language after Assembly

AARCH64 Machine Language after Linking

Buffer overrun vulnerabilities

Assembly Language: add x1, x2, x3

Machine Language: 1000 1011 0000 0011 0000 0000 0100 0001

AARCH64 Machine Language



INSTRUCTION FORMATS

Remember TOY?

ARM is more complex, but the same ideas!

Format RR:	opcode	d	s	t	(0-6, A-B)
Format A:	opcode	d	addr		(7-9, C-F)

AARCH64 machine language

- All instructions are 32 bits long, 4-byte aligned
- Some bits allocated to opcode: what kind of instruction is this?
- Other bits specify register(s)
- Depending on instruction, other bits may be used for an immediate value, a memory offset, an offset to jump to, etc.

Instruction formats

- Variety of ways different instructions are encoded
- We'll go over quickly in class, to give you a flavor
- Refer to slides as reference for Assignment 5! (Every instruction format you'll need is in the following slides... we think...)





Operation group

- Encoded in bits 25-28
- x101: Data processing 3-register
- 100x: Data processing immediate + register(s)
- 101x: Branch
- x1x0: Load/store



msb: bit 31 \downarrow \downarrow WXSX 101x XXXX rrrr rrr XXXX XXXr rrr rrr

Op. Group: Data processing – 3-register

- Instruction width in bit 31: 0 = 32-bit, 1 = 64-bit
- Whether to set condition flags (e.g. ADD vs ADDS) in bit 29
- Second source register in bits 16-20
- First source register in bits 5-9
- Destination register in bits 0-4
- Remaining bits encode additional information about instruction



Example: add x1, x2, x3

- opcode = add
- Instruction width in bit 31: 1 = 64-bit
- Whether to set condition flags in bit 29: no
- Second source register in bits 16-20: 3
- First source register in bits 5-9: 2
- Destination register in bits 0-4: 1
- Additional information about instruction: none



```
msb: bit 31

wxs1 00xx xxii iiii iiii iirr rrrr rrrr

wxx1 0010 1xxi iiii iiii iiii iiir rrrr
```

Op. Group: Data processing – immediate + register(s)

- Instruction width in bit 31: 0 = 32-bit, 1 = 64-bit
- Whether to set condition flags (e.g. ADD vs ADDS) in bit 29
- Immediate value in bits 10-21 for 2-register instructions, bits 5-20 for 1-register instructions
- Source register in bits 5-9
- Destination register in bits 0-4
- Remaining bits encode additional information about instruction



Example: subs w1, w2, 42

- opcode: subtract immediate
- Instruction width in bit 31: 0 = 32-bit
- Whether to set condition flags in bit 29: yes
- Immediate value in bits 10-21: $101010_b = 42$
- First source register in bits 5-9: 2
- Destination register in bits 0-4: 1
- Additional information about instruction: none



Example: mov x1, 42

- opcode: move immediate
- Instruction width in bit 31: 1 = 64-bit
- Immediate value in bits 5-20: $101010_b = 42$
- Destination register in bits 0-4: 1



Op. Group: Branch

- Relative address of branch target in bits 0-25 for unconditional branch (b) and function call (b1)
- Relative address of branch target in bits 5-23 for conditional branch
- Because all instructions are 32 bits long and are 4-byte aligned, relative addresses end in 00. So, the values in the instruction must be shifted left by 2 bits.

 This provides more range with fewer bits!
- Type of conditional branch encoded in bits 0-3



Example: b someLabel

- This depends on where someLabel is relative to this instruction! For this example, someLabel is 3 instructions (12 bytes) earlier
- opcode: unconditional branch
- Relative address in bits 0-25: two's complement of 11_b . Shift left by 2: $1100_b = 12$. So, offset is -12.



Example: bl someLabel

- This depends on where someLabel is relative to this instruction! For this example, someLabel is 3 instructions (12 bytes) earlier
- opcode: branch and link (function call)
- Relative address in bits 0-25: two's complement of 11_b . Shift left by 2: $1100_b = 12$. So, offset is -12.



Example: ble someLabel

- This depends on where someLabel is relative to this instruction! For this example, someLabel is 3 instructions (12 bytes) *later*
- opcode: conditional branch
- Relative address in bits 5-23: 11_b . Shift left by 2: $1100_b = 12$
- Conditional branch type in bits 0-4: LE



```
msb: bit 31

wwxx 1x0x xxxr rrrr xxxx xxrr rrrr rrrr

wwxx 1x0x xxii iiii iiii iirr rrrr rrrr
```

Op. Group: Load / store

- Instruction width in bits 30-31: 00 = 8-bit, 01 = 16-bit, 10 = 32-bit, 11 = 64-bit
- For [Xn,Xm] addressing mode: second source register in bits 16-20
- For [Xn,offset] addressing mode: offset in bits 10-21, shifted left by 3 bits for 64-bit, 2 bits for 32-bit, 1 bit for 16-bit
- First source register in bits 5-9
- Destination register in bits 0-4
- Remaining bits encode additional information about instruction



Example: ldr x0, [x1, x2]

- opcode: load, register+register
- Instruction width in bits 30-31: 11 = 64-bit
- Second source register in bits 16-20: 2
- First source register in bits 5-9: 1
- Destination register in bits 0-4: 0
- Additional information about instruction: no LSL



Example: str x0, [sp,24]

- opcode: store, register+offset
- Instruction width in bits 30-31: 11 = 64-bit
- Offset value in bits 12-20: 11_b , shifted left by $3 = 11000_b = 24$
- "Source" (really destination!) register in bits 5-9: 31 = sp
- "Destination" (really source!) register in bits 0-4: 0
- Remember that store instructions use the opposite convention from others: "source" and "destination" are flipped!



Example: strb x0, [sp,24]

- opcode: store, register+offset
- Instruction width in bits 30-31: 00 = 8-bit
- Offset value in bits 12-20: 11000_h (don't shift left!) = 24
- "Source" (really destination!) register in bits 5-9: 31 = sp
- "Destination" (really source!) register in bits 0-4: 0
- Remember that store instructions use the opposite convention from others: "source" and "destination" are flipped!



ADR instruction

(Distinct from others w/ Op Group bits 100x)

- Specifies *relative* position of label (data location)
- 19 High-order bits of offset in bits 5-23
- 2 Low-order bits of offset in bits 29-30
- Destination register in bits 0-4



Example: adr x19, someLabel

- This depends on where someLabel is relative to this instruction! For this example, someLabel is 50 bytes later
- opcode: generate address
- 19 High-order bits of offset in bits 5-23: 1100
- 2 Low-order bits of offset in bits 29-30: 10
- Relative data location is $110010_b = 50$ bytes after this instruction
- Destination register in bits 0-4:19

Agenda



Buffer overrun vulnerabilities


AARCH64 Machine Language

AARCH64 Machine Language after Assembly

AARCH64 Machine Language after Linking

COS 217: Introduction to Programming Systems

Machine Language





An Example Program



A simple (nonsensical) program, in C and assembly:


```
#include <stdio.h>
int main(void)
{  printf("Type a char: ");
  if (getchar() == 'A')
    printf("Hi\n");
  return 0;
}
```

Let's consider the machine language equivalent...

```
.section .rodata
msg1: .string "Type a char: "
msg2: .string "Hi\n"
      .section .text
      .global main
main:
      sub
               sp, sp, 16
               x30, [sp]
      str
      adr
               x0, msg1
      bl
               printf
      bl
               getchar
               w0, 'A'
      cmp
      bne
               skip
      adr
               x0, msg2
      bl
               printf
skip:
               w0, 0
      mov
               x30, [sp]
      ldr
      add
               sp, sp, 16
      ret
```


Examining Machine Lang: RODATA





Examining Machine Lang: TEXT





Examining Machine Lang: TEXT



```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
0000000000000000 <main>:
   0: d10043ff
                  sub
                       sp, sp, #0x10
   4: f90003fe
                  str
                       x30, [sp]
                       x0, 0 <main>
   8: 10000000
                  adr
   c: 94000000
                        0 <printf>
  10: 94000000
                        0 <getchar>
                  cmp w_0, #0x41
  14: 7101041f
  18: 54000061 b.ne 24 <skip>
  1c: 100000000
                       x0, 0 <main>
  20: 94000000
                        0 <printf>
0000000000000024 <skip>:
  24: |52800000|
                       w0, #0x0
                  mov
  28: f94003fe
                  ldr
                       x30, [sp]
  2c: 910043ff
                  add
                        sp, sp, #0x10
  30: d65f03c0
                  ret
```

Run objdump to see instructions

Machine language

Examining Machine Lang: TEXT



```
$ objdump --disassemble --reloc detecta.o
                                                                     Run objdump to see instructions
               file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
                                                                     Offsets
00000000000000000 <main>:
   0: d10043ff
                        sp, sp, #0x10
                  sub
   4: f90003fe
                  str x30, [sp]
   8: 10000000
                       x0, 0 <main>
                        0 <printf>
   c: 94000000
                       % <getchar>
  10: 94000000
  14: 7101041<del>f</del>
                        w0, #0x41
                  cmp
  18: 54000061
                  b.ne 24 <skip>
  1c: 10000000
                        x0, 0 <main>
  20: 94000000
                        0 <printf>
0000000000000024 <skip>:
  24: 52800000
                       w0, #0x0
  28: f94003fe
                      x30, [sp]
  2c: 910043ff
                  add
                        sp, sp, #0x10
  30: d65f03c0
                  ret
                                          Let's examine one line at a time...
```

sub sp, sp, #0x10



```
$ objdump --disassemble --reloc detecta.o
detecta.o:
           file format elf64-littleaarch64
Disassembly of section .text:
000000000000000000000 <main>:
  0: d10043ff sub sp, sp, #0x10
                                                                 lsb: bit 0
  msb: bit 31
                     0: d10043ff
                                   sub sp, sp, #0x10
  1101 0001 0000 0000 0100 0011 1111 1111
 18: 54000061
                b.ne 24 <skip>
 1c: 10000000
                     x0, 0 <main>
                     0 <printf>
 20: 94000000
0000000000000024 <skip>:
 24: 52800000
                mov w0, #0x0
 28: f94003fe
               ldr x30, [sp]
 2c: 910043ff
                add
                     sp, sp, #0x10
 30: d65f03c0
                ret
```

sub sp, sp, #0x10



- opcode: subtract immediate
- Instruction width in bit 31: 1 = 64-bit
- Whether to set condition flags in bit 29: no
- Immediate value in bits 10-21: $10000_b = 0x10 = 16$
- First source register in bits 5-9: 31 = sp
- Destination register in bits 0-4: 31 = sp
- Additional information about instruction: none

str x30, [sp]



```
$ objdump --disassemble --reloc detecta.o
             file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
000000000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, \#0x10
  4: f90003fe
                 str x30, [sp]
   8: 10000000
                       x0, 0 <main>
                  adr
   c: 94000000
                       0 <printf>
                       0 <getchar>
  10: 94000000
  14: 7101041f
                       w0, #0x41
                  cmp
  18: 54000061
                  b.ne 24 <skip>
  1c: 10000000
                       x0, 0 <main>
  20: 94000000
                       0 <printf>
0000000000000024 <skip>:
  24: 52800000
                       w0, #0x0
                 mov
  28: f94003fe
                 ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                  ret
```

str x30, [sp]



```
msb: bit 31 4: f90003fe str x30, [sp] lsb: bit 0 1111 1001 0000 0000 0000 0011 1111 1110
```

- opcode: store, register + offset
- Instruction width in bits 30-31: 11 = 64-bit
- Offset value in bits 12-20: 0
- "Source" (really destination) register in bits 5-9: 31 = sp
- "Destination" (really source) register in bits 0-4: 30
- Additional information about instruction: none

adr x0, 0 < main >



```
$ objdump --disassemble --reloc detecta.o
             file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
00000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, \#0x10
  4: f90003fe
                 str x30, [sp]
                       x0, 0 <main>
   8: 10000000
                 adr
   c: 94000000
                       0 <printf>
  10: 94000000
                       0 <getchar>
  14: 7101041f
                       w0, #0x41
                 cmp
  18: 54000061
                 b.ne 24 <skip>
  1c: 10000000
                       x0, 0 <main>
                       0 <printf>
  20: 94000000
0000000000000024 <skip>:
  24: 52800000
                 mov w0, #0x0
  28: f94003fe
                 ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                 ret
```

adr x0, 0 < main >



- opcode: generate address
- 19 High-order bits of relative address in bits 5-23: 0
- 2 Low-order bits of relative address in bits 29-30: 0
- Relative data location is 0 bytes after this instruction
- Destination register in bits 0-4:0
- Huh? That's not where msg1 lives!
 - Assembler knew that msg1 is a label within the RODATA section
 - But assembler didn't know address of RODATA section!
 - So, assembler couldn't generate this instruction completely, left a placeholder, and will request help from the linker

Examining Machine Lang: TEXT



```
$ objdump --disassemble --reloc detecta.o
                                                                      Run objdump to see instructions
               file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
000000000000000000000 <main>:
   0: d10043ff
                        sp, sp, #0x10
                  sub
   4: f90003fe
                  str x30, [sp]
   8: 10000000
                        x0, 0 < main >
                  8: R AARCH64 ADR PREL L021
                                                . rodata
                        0 <printf>
   c: 94000000
                  c: R_AARCH64_CALL26
                                                                      Relocation
  10: 94000000
                        0 <qetchar>
                  10: R AARCH64 CALL26
                                          getchar <
                                                                      records
  14: 7101041f
                        w0, #0x41
                  b.ne 24 < skip >
  18: 54000061
  1c: 10000000
                        x0, 0 < main >
                  1c: R_AARCH64_ADR_PREL_L021
                                                .rodata+0xe
  20: 94000000
                        0 <printf>
                                          printf
                  20: R AARCH64 CALL26
0000000000000024 <skip>:
  24: 52800000
                        w0, #0x0
                  mov
  28: f94003fe
                  ldr x30, [sp]
  2c: 910043ff
                  add
                        sp, sp, #0x10
  30: d65f03c0
                  ret
```

R_AARCH64_ADR_PREL_L021 .rodata



```
$ objdump --disassemble --reloc detecta.o
             file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
000000000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, #0x10
  4: f90003fe str x30, [sp]
  8: 10000000
                 adr x0, 0 < main >
                 8: R AARCH64 ADR PREL L021 .rodata
                       0 <printf>
   c: 94000000
                                         printf
                 c: R AARCH64 CALL26
                       0 <qetchar>
  10: 94000000
                 10: R AARCH64 CALL26
                                         getchar
  14: 7101041f
                       w0, #0x41
  18: 54000061
                 b.ne 24 < skip >
  1c: 10000000
                       x0, 0 < main >
                 1c: R_AARCH64_ADR_PREL_L021 .rodata+0xe
  20: 94000000
                       0 <printf>
                 20: R AARCH64 CALL26
                                         printf
0000000000000024 <skip>:
  24: 52800000
                 mov w0, \#0\times0
  28: f94003fe
                ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                 ret
```

Relocation Record 1



8: R_AARCH64_ADR_PREL_L021 rodata

This part is always the same, it's the name of the machine architecture!

Dear Linker,

Please patch the TEXT section at offset <u>0x8</u>. Patch in a <u>21</u>-bit* signed offset of an <u>address</u>, <u>relative</u> to the <u>PC</u>, as appropriate for the instruction format. When you determine the address of <u>.rodata</u>, use that to compute the offset you need to do the patch.

Sincerely, Assembler

*

19 High-order bits of relative address in bits 5-23: 0

2 Low-order bits of relative address in bits 29-30: 0

bl 0 <printf>



```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
000000000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, \#0x10
  4: f90003fe
                 str x30, [sp]
   8: 10000000
                       x0, 0 < main >
                 adr
                 8: R AARCH64 ADR PREL L021
                                               .rodata
                       0 <printf>
   c: 94000000
                                         printf
                 c: R_AARCH64_CALL26
  10: 94000000
                       0 <getchar>
                 10: R AARCH64 CALL26
                                         getchar
  14: 7101041f
                       w0, #0x41
                  b.ne 24 < skip >
  18: 54000061
  1c: 10000000
                       x0, 0 <main>
                 1c: R_AARCH64_ADR_PREL_L021
                                              .rodata+0xe
  20: 94000000
                       0 <printf>
                 20: R AARCH64 CALL26
                                         printf
0000000000000024 <skip>:
  24: 52800000
                       w0, #0x0
                 mov
  28: f94003fe
                 ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                  ret
```

bl 0 <printf>



- opcode: branch and link
- Relative address in bits 0-25: 0
- Huh? That's not where printf lives!
 - Assembler had to calculate [addr of printf] [addr of this instr]
 - But assembler didn't know address of printf –
 it's off in some library (libc.a) and isn't present (yet)!
 - So, assembler couldn't generate this instruction completely, left a placeholder, and will request help from the linker

R_AARCH64_CALL26

printf



```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
00000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, \#0x10
  4: f90003fe
                 str x30, [sp]
   8: 10000000
                       x0.0 < main>
                 adr
                 8: R AARCH64 ADR PREL L021
                                               .rodata
                       0 <printf>
   c: 94000000
                                         printf
                 c: R AARCH64 CALL26
                       0 <getchar>
  10: 94000000
                 10: R AARCH64 CALL26
                                         getchar
  14: 7101041f
                       w0, #0x41
  18: 54000061
                  b.ne 24 < skip >
  1c: 10000000
                       x0, 0 <main>
                 1c: R_AARCH64_ADR_PREL_L021 .rodata+0xe
  20: 94000000
                       0 <printf>
                 20: R AARCH64 CALL26
                                         printf
0000000000000024 <skip>:
  24: 52800000
                       w0, #0x0
                 mov
  28: f94003fe
                 ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                  ret
```

Relocation Record 2



c: R_AARCH64_CALL26 printf

Dear Linker,

Please patch the TEXT section at offset Oxc. Patch in a 26-bit signed offset relative to the PC, appropriate for the function call (bl) instruction format. When you determine the address of printf, use that to compute the offset you need to do the patch.

Sincerely, Assembler

bl 0 <getchar>



```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
000000000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, \#0x10
  4: f90003fe
                 str x30, [sp]
   8: 10000000
                       x0, 0 < main >
                 adr
                 8: R AARCH64 ADR PREL L021
                                               .rodata
                       0 <printf>
   c: 94000000
                                         printf
                  c: R_AARCH64_CALL26
                       0 <getchar>
  10: 94000000
                  10: R AARCH64 CALL26
                                         getchar
  14: 7101041f
                       w0, #0x41
                  b.ne 24 < skip >
  18: 54000061
  1c: 10000000
                       x0, 0 <main>
                 1c: R_AARCH64_ADR_PREL_L021
                                               .rodata+0xe
  20: 94000000
                       0 <printf>
                  20: R_AARCH64_CALL26
                                         printf
0000000000000024 <skip>:
  24: 52800000
                       w0, #0x0
                 mov
  28: f94003fe
                 ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                  ret
```

bl 0 <getchar>



- opcode: branch and link
- Relative address in bits 0-25: 0
- Same situation as before relocation record coming up!

Relocation Record 3



10: R_AARCH64_CALL26 getchar

Dear Linker,

Please patch the TEXT section at offset 0x10. Patch in a 26-bit signed offset relative to the PC, appropriate for the function \underline{call} (bl) instruction format. When you determine the address of $\underline{getchar}$, use that to compute the offset you need to do the patch.

Sincerely, Assembler

cmp w0, $\#0\times41$



```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
000000000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, \#0x10
  4: f90003fe
                 str x30, [sp]
   8: 10000000
                 adr x0, 0 < main >
                 8: R AARCH64 ADR PREL L021
                                               . rodata
                       0 <printf>
   c: 94000000
                                         printf
                 c: R_AARCH64_CALL26
                       0 <getchar>
  10: 94000000
                 10: R AARCH64 CALL26
                                         getchar
  14: 7101041f
                       w0, #0x41
                 cmp
                 b.ne 24 < skip >
  18: 54000061
  1c: 10000000
                       x0, 0 <main>
                 1c: R_AARCH64_ADR_PREL_L021    .rodata+0xe
  20: 94000000
                       0 <printf>
                 bl
                 20: R_AARCH64_CALL26
                                         printf
0000000000000024 <skip>:
  24: 52800000
                 mov w0, #0x0
  28: f94003fe
                 ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                 ret
```

cmp w0, $\#0\times41$



- Recall that cmp is really an assembler alias:
 this is the same instruction as subs wzr, w0, 0x41
- opcode: subtract immediate
- Instruction width in bit 31: 0 = 32-bit
- Whether to set condition flags in bit 29: yes
- Immediate value in bits 10-21: $1000001_b = 0x41 = 'A'$
- First source register in bits 5-9: 0
- Destination register in bits 0-4: 31 = wzr
 - Note that register #31 (11111 $_{\rm b}$) is used to mean either sp or xzr/wzr, depending on the instruction

b.ne 24 <skip>



```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
000000000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, \#0x10
  4: f90003fe
                 str x30, [sp]
   8: 10000000
                 adr x0, 0 < main >
                 8: R AARCH64 ADR PREL L021
                                               .rodata
                       0 <printf>
   c: 94000000
                                         printf
                 c: R_AARCH64_CALL26
                       0 <getchar>
  10: 94000000
                 10: R AARCH64 CALL26
                                         getchar
  14: 7101041f
                       w0, #0x41
  18: 54000061
                 b.ne 24 < skip >
  1c: 10000000
                       x0, 0 <main>
                 1c: R_AARCH64_ADR_PREL_L021    .rodata+0xe
  20: 94000000
                       0 <printf>
                  bl
                 20: R AARCH64 CALL26
                                         printf
0000000000000024 <skip>:
  24: 52800000
                 mov w0, #0x0
  28: f94003fe
                 ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                  ret
```

b.ne 24 <skip>



- This instruction is at offset 0x18, and skip is at offset 0x24, which is 0x24 0x18 = 0xc = 12 bytes later
- opcode: conditional branch
- Relative address in bits 5-23: 11_b . Shift left by 2: $1100_b = 12$
- Conditional branch type in bits 0-4: NE
- No need for relocation record!
 - Assembler had to calculate [addr of skip] [addr of this instr]
 - Assembler did know offsets of skip and this instruction
 - So, assembler could generate this instruction completely, and does not need to request help from the linker

R_AARCH64_ADR_PREL_L021 .rodata+0xe



```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
00000000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, #0x10
  4: f90003fe
                 str x30, [sp]
  8: 10000000
                 adr x0, 0 < main >
                 8: R AARCH64 ADR PREL L021
                                           .rodata
                       0 <printf>
   c: 94000000
                                        printf
                 c: R AARCH64 CALL26
  10: 94000000
                       0 <getchar>
                                        getchar
                 10: R AARCH64 CALL26
  14: 7101041f
                       w0, #0x41
  18: 54000061
                 b.ne 24 < skip >
  1c: 10000000
                 adr x0, 0 < main >
                 1c: R AARCH64 ADR PREL L021 .rodata+0xe
  20: 94000000
                       0 <printf>
                 20: R AARCH64 CALL26
                                        printf
0000000000000024 <skip>:
  24: 52800000
                 mov w0, \#0\times0
  28: f94003fe
                ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                 ret
```

Relocation Record 4



Dear Linker,

Please patch the TEXT section at offset <u>0x1c</u>. Patch in a <u>21</u>-bit signed offset of an <u>address</u>, <u>relative</u> to the <u>PC</u>, as appropriate for the instruction format. When you determine the address of <u>.rodata</u>, <u>add 0xe</u> and use that to compute the offset you need to do the patch.

Sincerely, Assembler





```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
000000000000000000000 <main>:
   0: d10043ff
                 sub sp, sp, #0x10
  4: f90003fe
                 str x30, [sp]
   8: 10000000
                 adr x0, 0 < main >
                 8: R AARCH64 ADR PREL L021
                                               .rodata
                       0 <printf>
   c: 94000000
                  c: R AARCH64 CALL26
                                         printf
                       0 <getchar>
  10: 94000000
                  10: R AARCH64 CALL26
                                         getchar
  14: 7101041f
                       w0, #0x41
  18: 54000061
                  b.ne 24 < skip >
  1c: 10000000
                       x0, 0 <main>
                 1c: R_AARCH64_ADR_PREL_L021
                                               .rodata+0xe
                       0 <printf>
  20: 94000000
                  20: R AARCH64 CALL26
                                         printf
0000000000000024 <skip>:
  24: 52800000
                       w0, #0x0
                 mov
  28: f94003fe
                 ldr x30, [sp]
  2c: 910043ff
                 add
                       sp, sp, #0x10
  30: d65f03c0
                  ret
```

Last Example: Your Turn!



What does this relocation record mean?

20: 94000000

bl 0 <printf>

20: R_AARCH64_CALL26

printf

See context on previous slides with parallel records:

bl printf (#50)

bl getchar (#53)

Dear Linker,

Please patch the TEXT section at offset <u>0x20</u>. Patch in a <u>26</u>-bit signed offset relative to the PC, appropriate for the function <u>call</u> (bl) instruction format. When you determine the address of <u>printf</u>, use that to compute the offset you need to do the patch.

Sincerely, Assembler





```
$ objdump --disassemble --reloc detecta.o
              file format elf64-littleaarch64
detecta.o:
Disassembly of section .text:
00000000000000000 <main>:
   0: d10043ff
                 sub
                       sp, sp, #0x10
   4: f90003fe
                       x30, [sp]
                 str
   8: 10000000
                       x0, 0 < main >
                 adr
                  8: R AARCH64 ADR PREL L021
                                                .rodata
                        0 <printf>
   c: 94000000
                                          printf
                  c: R AARCH64 CALL26
 10: 94000000
                        0 <qetchar>
                  10: R AARCH64 CALL26
                                          getchar
 14: 7101041f
                       w0, #0x41
 18: 54000061
                  b.ne 24 < skip >
 1c: 10000000
                        x0, 0 < main >
                  1c: R_AARCH64_ADR_PREL_L021
                                                . rodata+0xe
 20: 94000000
                        0 <printf>
                  20: R AARCH64 CALL26
                                          printf
0000000000000024 <skip>:
 24: 52800000
                       w0, #0x0
                 mov
 28: f94003fe
                 ldr x30, [sp]
 2c: 910043ff
                 add
                       sp, sp, #0x10
 30: d65f03c0
                  ret
```

Exercise for you:

using information from these slides, create a bitwise breakdown of these instructions, and convince yourself that the hex values are correct!

Agenda



Buffer overrun vulnerabilities

AARCH64 Machine Language

AARCH64 Machine Language after Assembly

AARCH64 Machine Language after Linking

From Assembler to Linker



Assembler writes its data structures to .o file

Linker:

- Reads .o file
- Writes executable binary file
- Works in two phases: resolution and relocation

Linker Resolution



Resolution

Linker resolves references

For this program, linker:

- Notes that labels getchar and printf are unresolved
- Fetches machine language code defining getchar and printf from libc.a
- Adds that code to TEXT section
- Adds more code (e.g. definition of _start) to TEXT section too
- Adds code to other sections too

Linker Relocation





Relocation

- Linker patches ("relocates") code
- Linker traverses relocation records, patching code as specified

@impatrickt

Examining Machine Language: RODATA



Link program; run objdump on final exectuable

```
$ gcc217 detecta.o -o detecta

$ objdump --full-contents --section .rodata detecta

detecta: file format elf64-littleaarch64

Contents of section .rodata:

400710 01000200 00000000 000000000 00000000 1...

400720 54797065 20612063 6861723a 20004869 Type a char: .Hi
400730 0a00 ...
```

Addresses, not offsets

RODATA is at 0x400710
Starts with some header info
Real start of RODATA is at 0x400720
"Type a char: " starts at 0x400720
"Hi\n" starts at 0x40072e

Examining Machine Language: TEXT



```
$ objdump --disassemble --reloc detecta
             file format elf64-littleaarch64
detecta:
      . . .
0000000000400650 <main>:
  400650:
            d10043ff
                              sp, sp, #0x10
                        sub
  400654:
            f90003fe
                             x30, [sp]
                        str
                        adr x0, 400720 <msq1>
            10000640
  400658:
  40065c:
           97ffffa1
                              4004e0 <printf@plt>
           97ffff9c
                        bl
                              4004d0 <getchar@plt>
  400660:
           7101041f
  400664:
                        cmp
                              w0, #0x41
                        b.ne 400674 <skip>
  400668:
            54000061
            50000600
                              x0, 40072e < msq2 >
  40066c:
                        adr
  400670:
            97ffff9c
                        bl
                              4004e0 <printf@plt>
0000000000400674 <skip>:
  400674:
            52800000
                              w0, #0x0
                        mov
            f94003fe
                             x30, [sp]
  400678:
                        ldr
           910043ff
                              sp, sp, #0x10
  40067c:
                        add
            d65f03c0
  400680:
                        ret
                       Addresses,
                       not offsets
```

Run objdump to see instructions

Examining Machine Language: TEXT




```
$ objdump --disassemble --reloc detecta
             file format elf64-littleaarch64
detecta:
      . . .
                                                                               Additional code
0000000000400650 <main>:
  400650:
           d10043ff
                             sp, sp, #0x10
                        sub
  400654:
           f90003fe
                        str
                             x30, [sp]
                        adr x0, 400720 <msq1>
  400658:
           10000640
  40065c:
          97ffffa1
                             4004e0 <printf@plt>
  400660:
          97ffff9c
                        bl
                             4004d0 <getchar@plt>
           7101041f
                             w0, #0x41
  400664:
                        cmp
                        b.ne 400674 <skip>
  400668:
           54000061
                             x0, 40072e <msg2>
           50000600
  40066c:
                        adr
                             4004e0 <printf@plt>
  400670:
           97ffff9c
                        bl
0000000000400674 <skip>:
  400674:
            52800000
                             w0, #0x0
                        mov
  400678:
           f94003fe
                        ldr
                              x30/[sp]
  40067c:
           910043ff
                        add
                              sp, sp, #0x10
  400680:
           d65f03c0
                        ret
```

Examining Machine Language: TEXT



```
$ objdump --disassemble --reloc detecta
            file format elf64-littleaarch64
detecta:
      . . .
0000000000400650 <main>:
  400650:
           d10043ff
                             sp, sp, #0x10
                       sub
  400654:
           f90003fe
                       str
                             x30, [sp]
                       adr x0, 400720 <msq1>
  400658:
          10000640
  40065c:
          97ffffa1
                             4004e0 <printf@plt>
  400660:
          97ffff9c
                             4004d0 <getchar@plt>
          7101041f
  400664:
                       cmp
                             w0, #0x41
          54000061
                       b.ne 400674 <skip>
  400668:
                             x0, 40072e <msg2>
  40066c:
          50000600
                       adr
  400670:
           97ffff9c
                       bl
                             4004e0 <printf@plt>
0000000000400674 <skip>:
  400674:
           52800000
                             w0, #0x0
                       mov
  400678:
          f94003fe
                             x30, [sp]
                       ldr
  40067c:
         910043ff
                             sp, sp, #0x10
                       add
  400680:
          d65f03c0
                       ret
```



No relocation records!

Let's see what the linker did with them...

adr x0, 400720 < msg1 >



```
$ objdump --disassemble --reloc detecta
            file format elf64-littleaarch64
detecta:
      . . .
0000000000400650 <main>:
  400650:
           d10043ff
                             sp, sp, #0x10
                       sub
                             x30, [sp]
  400654:
           f90003fe
                       str
  400658:
           10000640
                             x0, 400720 <msq1>
                       adr
  40065c:
          97ffffa1
                       bl
                             4004e0 <printf@plt>
  400660:
          97ffff9c
                       bl
                             4004d0 <getchar@plt>
           7101041f
                             w0, #0x41
  400664:
                       cmp
           54000061
                       b.ne 400674 <skip>
  400668:
  40066c:
           50000600
                             x0, 40072e <msq2>
                       adr
  400670:
           97ffff9c
                       bl
                             4004e0 <printf@plt>
0000000000400674 <skip>:
  400674:
           52800000
                             w0, #0x0
                       mov
  400678:
           f94003fe
                       ldr
                             x30, [sp]
  40067c:
          910043ff
                             sp, sp, #0x10
                       add
  400680:
           d65f03c0
                        ret
```

adr x0, 400720 < msg1 >



```
msb: bit 31 400658: 10000640 adr x0, 400720 <msg1> Isb: bit 0 0001 0000 0000 0000 0000 0110 0100 0000
```

- opcode: generate address
- 19 High-order bits of offset in bits 5-23: 110010
- 2 Low-order bits of offset in bits 29-30: 00
- Relative data location is 11001000b = 0xc8 bytes after this instruction
- Destination register in bits 0-4:0
- msg1 is at 0x400720; this instruction is at 0x400658
- 0x400720 0x400658 = 0xc8

bl

4004e0 <printf@plt>



```
$ objdump --disassemble --reloc detecta
             file format elf64-littleaarch64
detecta:
      . . .
0000000000400650 <main>:
  400650:
           d10043ff
                              sp, sp, #0x10
                        sub
                             x30, [sp]
  400654:
           f90003fe
                        str
  400658:
           10000640
                             x0, 400720 < msq1 >
                        adr
  40065c:
          97ffffa1
                             4004e0 <printf@plt>
  400660:
           97ffff9c
                        bl
                             4004d0 <getchar@plt>
           7101041f
                              w0, #0x41
  400664:
                        cmp
                             400674 <skip>
  400668:
           54000061
                        b.ne
           50000600
  40066c:
                              x0, 40072e < msg2 >
                        adr
  400670:
           97ffff9c
                        bl
                              4004e0 <printf@plt>
0000000000400674 <skip>:
  400674:
            52800000
                              w0, #0x0
                        mov
  400678:
           f94003fe
                             x30, [sp]
                        ldr
  40067c:
          910043ff
                              sp, sp, #0x10
                        add
  400680:
           d65f03c0
                        ret
```

bl 4004e0 <printf@plt>



```
msb: bit 31 40065c: 97ffffa1 bl 4004e0 <pri>printf@plt> | lsb: bit 0 | 1001 011 1111 1111 1111 1111 1010 0001
```

- opcode: branch and link
- Relative address in bits 0-25: 26-bit two's complement of 1011111_b . But remember to shift left by two bits (see earlier slides)! This gives $-101111100_b = -0x17c$
- printf is at 0x4004e0; this instruction is at 0x40065c
- 0x4004e0 0x40065c = -0x17c





```
$ objdump --disassemble --reloc detecta
            file format elf64-littleaarch64
detecta:
      . . .
0000000000400650 <main>:
  400650:
           d10043ff
                             sp, sp, #0x10
                        sub
                             x30, [sp]
  400654:
           f90003fe
                        str
  400658:
           10000640
                             \times 0, 400720 <msq1>
                        adr
  40065c:
          97ffffa1
                        bl
                             4004e0 <printf@plt>
  400660:
          97ffff9c
                        bl
                             4004d0 <getchar@plt>
           7101041f
                             w0, #0x41
  400664:
                        cmp
           54000061
                        b.ne 400674 <skip>
  400668:
  40066c:
           50000600
                             x0, 40072e <msq2>
                        adr
  400670:
           97ffff9c
                        bl
                             4004e0 <printf@plt>
0000000000400674 <skip>:
  400674:
            52800000
                             w0, #0x0
                       mov
  400678:
           f94003fe
                             x30, [sp]
                       ldr
  40067c:
          910043ff
                             sp, sp, #0x10
                        add
  400680:
           d65f03c0
                        ret
```

Summary



AARCH64 Machine Language

- 32-bit instructions
- Formats have conventional locations for opcodes, registers, etc.

Assembler

- Reads assembly language file
- Generates TEXT, RODATA, DATA, BSS sections
 - Containing machine language code
- Generates relocation records
- Writes object (.o) file

Linker

- Reads object (.o) file(s)
- Does **resolution**: resolves references to make code complete
- Does relocation: traverses relocation records to patch code
- Writes executable binary file

Wrapping Up the Course



Assignment 6

- Partnered assignment
- Due on Dean's Date at 5 PM (Princeton time)
- No extensions past 11:59 PM without permission of the Dean

Extensive office hours: during reading period and on 12/9

Exact schedule will be announced on Ed.

Final exam: 12/10-12/12

- Take in any single 3-hour sitting across those three days
- Watch Ed for a pinned announcement with details when they're finalized!

Old exams and study info will be posted on the website, with threads on Ed to ask questions.

We have covered:



Programming in the large

- Program design
- Programming style
- Building
- Testing
- Debugging
- Data structures
- Modularity
- Performance
- Version control

Programming at several levels

- The C programming language
- ARM Assembly Language
- ARM Machine Language
- (just a taste of) the bash shell

Core systems and organization ideas

- Storage hierarchy
- Compile, Assemble, Link
- (just a taste of) Processes: fork, exec, wait, signals

