






Privileged Instruction Examples Memory address mapping Flush or invalidate data cache Invalidate TLB entries Load and read system registers Change processor modes from kernel to user Change the voltage and frequency of processor Halt a processor Reset a processor Perform I/O operations Other architectural support for protection in system?

















Issues

- Many processes
 - The more processes a system can handle, the better
- Address space size
 - Many processes whose total size may exceed memory
 - Even one process may exceed physical memory size
- Protection
 - A user process should not crash the system
 - A user process should not do bad things to other processes



14

Need to Handle


- Protection
- Finiteness
 - Not having entire application/data in memory at once
 - Relocation
 - Not having programmer worry about it (too much)




16

Consider A Simple System Only physical memory • Applications use it directly os x9000 Run three processes • Email, browser, gcc email x7000 What if browser writes at x7050? browser x5000 • email needs to expand? • browser needs more gcc x2500 memory than is on the Free machine? x0000 15

Errors/malice in one process should not affect others For each process, check each load and store instruction to allow only legal memory references GC CPU Address Check Physical memory data








Virtual Memory


- Flexible
 - Processes (and data) can move in memory as they execute, and can be part in memory and part on disk
- Simple
 - Applications generate loads and stores to addresses in the contiguous, large, "fake" address space
- Efficient
 - 20/80 rule: 20% of memory gets 80% of references
 - Keep the 20% in physical memory (a form of caching)
- Protective
 - Protection check integrated with translation mechanism














































Making Translation Lookups Faster: TLBs

- Programs only know virtual addresses
 - Each program or process starts from 0 to high address
- Each virtual address must be translated
 - May involve walking through a hierarchical page table
 - Since the page table is in memory, a program memory access may requires several actual memory accesses
- Solution
 - Cache recent virtual to physical translations, i.e. "active" part of page table, in a very fast memory
 - If virtual address hits in TLB, use cached translation
 - Typically fully associative cache, match against entries







Bits in a TLB Entry

- Common (necessary) bits
 - Virtual page number
 - Physical page number: translated address
 - Valid bit
 - Access bits: kernel and user (none, read, write)
- Optional (useful) bits
 - Process tag
 - Reference bit
 - Modify bit
 - Cacheable bit



Hardware-Controlled TLB

- On a TLB miss
 - If the page containing the PTE is valid (in memory), hardware loads the PTE into the TLB
 - Write back and replace an entry if there is no free entry
 - Generate a fault if the page containing the PTE is invalid, or if there is a protection fault
 - VM software performs fault handling
 - Restart the CPU
- On a TLB hit, hardware checks the valid bit
 - If valid, pointer to page frame in memory
 - If invalid, the hardware generates a page fault
 - Perform page fault handling
 - Restart the faulting instruction

Software-Controlled TLB

- On a miss in TLB, software is invoked
 - Write back if there is no free entry
 - Check if the page containing the PTE is in memory
 - If not, perform page fault handling
 - Load the PTE into the TLB
 - Restart the faulting instruction
- On TLB hit, same as in hardware-controlled TLB




42

TLB Related Issues

- What TLB entry to replace?
 - Random
 - Pseudo LRU
- What happens on a context switch?
 - Process tag: invalidate appropriate TLB entries
 - No process tag: Invalidate the entire TLB contents
- What happens when changing a page table entry?
 - Change the entry in memory
 - Invalidate the TLB entry



45



Summary: Virtual Memory

- Virtual Memory
 - Virtualization makes software development easier and enables memory resource utilization better
 - Separate address spaces provide protection and isolate faults
- Address Translation
 - Translate every memory operation using table (page table, segment table).
 - Speed: cache frequently used translations
- Result
 - Every process has a private address space
 - Programs run independently of actual physical memory addresses used, and actual memory size
 - Protection: processes only access memory they are allowed to

