

Princeton University
Computer Science 217: Introduction to Programming Systems

Machine Language

1

1

Instruction Set Architecture (ISA)

There are many kinds of computer chips out there:

- ARM
- Intel x86 series
- IBM PowerPC
- RISC-V
- MIPS

(and, in the old days, dozens more)

Each of these different "machine architectures" understands a different *machine language*

2

2

Machine Language

This lecture is about

- machine language (in general)
- AARCH64 machine language (in particular)
- The assembly and linking processes
- Amusing and important applications to computer security (and therefore, Programming Assignment 5, Buffer Overrun)

3

3

The Build Process

```

    graph TD
      A[myppgm.c] -- Preprocess --> B[myppgm.i]
      B -- Compile --> C[myppgm.s]
      C -- Assemble --> D[myppgm.o]
      E[libc.a] -- Link --> F[myppgm]
      D -- Link --> F
  
```

Covered in COS 320: Compiling Techniques

Covered here

4

4

Agenda

- AARCH64 Machine Language**
- AARCH64 Machine Language after Assembly
- AARCH64 Machine Language after Linking
- Buffer overrun vulnerabilities

Assembly Language: `add x1, x2, x3`

Machine Language: `1000 1011 0000 0011 0000 0000 0100 0001`

5

5

AARCH64 Machine Language

AARCH64 machine language

- All instructions are 32 bits long, 4-byte aligned
- Some bits allocated to *opcode*: what kind of instruction is this?
- Other bits specify register(s)
- Depending on instruction, other bits may be used for an immediate value, a memory offset, an offset to jump to, etc.

Instruction formats

- Variety of ways different instructions are encoded
- We'll go over quickly in class, to give you a flavor
- Refer to slides as reference for Assignment 5! (Every instruction format you'll need is in the following slides... we think...)

6

6

AARCH64 Instruction Format

msb: bit 31 | lsb: bit 0

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx

Operation group

- Encoded in bits 25-28
- **x101**: Data processing – 3-register
- **100x**: Data processing – immediate + register(s)
- **101x**: Branch
- **x1x0**: Load/store

7

7

AARCH64 Instruction Format

msb: bit 31 | lsb: bit 0

wxsx 101x xxxr rrrr xxxx xxxr rrrr rrrr

Data processing – 3-register

- Instruction width in bit 31: 0 = 32-bit, 1 = 64-bit
- Whether to set condition flags (e.g. ADD vs ADDS) in bit 29
- Second source register in bits 16-20
- First source register in bits 5-9
- Destination register in bits 0-4
- Remaining bits encode additional information about instruction

8

8

AARCH64 Instruction Format

msb: bit 31 | lsb: bit 0

100 1011 0000 0011 0000 0000 0100 0001

Example: add x1, x2, x3

- opcode = add
- Instruction width in bit 31: 1 = 64-bit
- Whether to set condition flags in bit 29: no
- Second source register in bits 16-20: 3
- First source register in bits 5-9: 2
- Destination register in bits 0-4: 1
- Additional information about instruction: none

9

9

AARCH64 Instruction Format

msb: bit 31 | lsb: bit 0

wxs1 00xx xxii iiii iiii iirr rrrr rrrr
wx1 0010 1xxi iiii iiii iiii iirr rrrr

Data processing – immediate + register(s)

- Instruction width in bit 31: 0 = 32-bit, 1 = 64-bit
- Whether to set condition flags (e.g. ADD vs ADDS) in bit 29
- Immediate value in bits 10-21 for 2-register instructions, bits 5-20 for 1-register instructions
- Source register in bits 5-9
- Destination register in bits 0-4
- Remaining bits encode additional information about instruction

10

10

AARCH64 Instruction Format

msb: bit 31 | lsb: bit 0

0111 0001 0000 0000 1010 1000 0100 0001

Example: subs w1, w2, 42

- opcode: subtract immediate
- Instruction width in bit 31: 0 = 32-bit
- Whether to set condition flags in bit 29: yes
- Immediate value in bits 10-21: 101010₂ = 42
- First source register in bits 5-9: 2
- Destination register in bits 0-4: 1
- Additional information about instruction: none

11

11

AARCH64 Instruction Format

msb: bit 31 | lsb: bit 0

1101 0010 1000 0000 0000 0101 0100 0001

Example: mov x1, 42

- opcode: move immediate
- Instruction width in bit 31: 1 = 64-bit
- Immediate value in bits 5-20: 101010₂ = 42
- Destination register in bits 0-4: 1

12

12

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

```

xxx1 01ii iiii iiii iiii iiii iiii iiii
xxx1 01xx iiii iiii iiii iiii iix cccc

```

Branch

- Relative address of branch target in bits 0-25 for unconditional branch (b) and function call (bl)
- Relative address of branch target in bits 5-23 for conditional branch
- Because all instructions are 32 bits long and are 4-byte aligned, relative addresses end in 00. So, the values in the instruction must be shifted left by 2 bits. This provides more range with fewer bits!
- Type of conditional branch encoded in bits 0-3

13

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

```

0101 0100 0000 0000 0000 0000 0110 1101

```

Example: ble someLabel

- This depends on where `someLabel` is relative to this instruction! For this example, `someLabel` is 3 instructions (12 bytes) later
- opcode: conditional branch
- Relative address in bits 5-23: 11_2 . Shift left by 2: $1100_2 = 12$
- Conditional branch type in bits 0-4: LE

14

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

```

0001 0111 1111 1111 1111 1111 1111 1101

```

Example: b someLabel

- This depends on where `someLabel` is relative to this instruction! For this example, `someLabel` is 3 instructions (12 bytes) earlier
- opcode: unconditional branch
- Relative address in bits 0-25: two's complement of 11_2 . Shift left by 2: $1100_2 = 12$. So, offset is -12.

15

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

```

1001 0111 1111 1111 1111 1111 1111 1101

```

Example: bl someLabel

- This depends on where `someLabel` is relative to this instruction! For this example, `someLabel` is 3 instructions (12 bytes) earlier
- opcode: branch and link (function call)
- Relative address in bits 0-25: two's complement of 11_2 . Shift left by 2: $1100_2 = 12$. So, offset is -12.

16

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

```

wvxx 1x0x xxxr rrrr xxxx xxxr rrrr rrrr
wvxx 1x0x xxii iiii iiii iirr rrrr rrrr

```

Load / store

- Instruction width in bits 30-31: 00 = 8-bit, 01 = 16-bit, 10 = 32-bit, 11 = 64-bit
- For [Xn,Xm] addressing mode: second source register in bits 16-20
- For [Xn,offset] addressing mode: offset in bits 10-21, shifted left by 3 bits for 64-bit, 2 bits for 32-bit, 1 bit for 16-bit
- First source register in bits 5-9
- Destination register in bits 0-4
- Remaining bits encode additional information about instruction

17

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

```

1111 1000 0110 0010 0110 1000 0010 0000

```

Example: ldr x0, [x1, x2]

- opcode: load, register+register
- Instruction width in bits 30-31: 11 = 64-bit
- Second source register in bits 16-20: 2
- First source register in bits 5-9: 1
- Destination register in bits 0-4: 0
- Additional information about instruction: no LSL

18

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

1111 1001 0000 0000 0000 1111 1110 0000

Example: `str x0, [sp, 24]`

- opcode: store, register+offset
- Instruction width in bits 30-31: 11 = 64-bit
- Offset value in bits 12-20: 11_b, shifted left by 3 = 11000_b = 24
- "Source" (really destination!) register in bits 5-9: 31 = sp
- "Destination" (really source!) register in bits 0-4: 0
- Remember that store instructions use the opposite convention from every other instruction: "source" and "destination" are flipped!

19

19

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

0011 1001 0000 0000 0110 0011 1110 0000

Example: `strb x0, [sp, 24]`

- opcode: store, register+offset
- Instruction width in bits 30-31: 00 = 8-bit
- Offset value in bits 12-20: 11000_b (not shifted left!) = 24
- "Source" (really destination!) register in bits 5-9: 31 = sp
- "Destination" (really source!) register in bits 0-4: 0
- Remember that store instructions use the opposite convention from every other instruction: "source" and "destination" are flipped!

20

20

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

0i11 0000 iiii iiii iiii iiii iirr rrrr

ADR instruction

- Specifies *relative* position of label (data location)
- 19 High-order bits of offset in bits 5-23
- 2 Low-order bits of offset in bits 29-30
- Destination register in bits 0-4

21

21

AARCH64 Instruction Format

msb: bit 31 lsb: bit 0

0101 0000 0000 0000 0000 0001 1001 0011

Example: `adr x19, someLabel`

- This depends on where `someLabel` is relative to this instruction! For this example, `someLabel` is 50 bytes later
- opcode: generate address
- 19 High-order bits of offset in bits 5-23: 1100
- 2 Low-order bits of offset in bits 29-30: 10
- Relative data location is 110010_b = 50 bytes after this instruction
- Destination register in bits 0-4: 19

22

22

Agenda

- AARCH64 Machine Language
- AARCH64 Machine Language after Assembly**
- AARCH64 Machine Language after Linking
- Buffer overrun vulnerabilities

23

23

An Example Program

A simple (nonsensical) program, in C and assembly:

```
#include <stdio.h>
int main(void)
{ printf("Type a char: ");
  if (getchar() == 'A')
    printf("Hi\n");
  return 0;
}
```

```
.section .rodata
msg1: .string "Type a char: "
msg2: .string "Hi\n"
.section .text
.global main
main:
  sub    sp, sp, 16
  str    x30, [sp]
  adr    x0, msg1
  bl     printf
  bl     getchar
  cmp    w0, 'A'
  bne    skip
  adr    x0, msg2
  bl     printf
skip:
  mov    w0, 0
  ldr    x30, [sp]
  add    sp, sp, 16
  ret
```

Let's consider the machine language equivalent...

24

24

Examining Machine Lang: RODATA

Assemble program; run objdump

```

$ gcc217 -o detecta.s
$ objdump --full-contents --section .rodata detecta.o
detecta.o: file format elf64-littlearch64
Contents of section .rodata:
0000 54797065 20612063 6861723a 20004869 Type a char: .Hi
0010 0a00

```

Offsets Contents

- Assembler does not know addresses
- Assembler knows only offsets
- "Type a char" starts at offset 0
- "Hi\n" starts at offset 0e

25

Examining Machine Lang: TEXT

Run objdump to see instructions

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littlearch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f9003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
c: 94000000 bl 0 <printf>
10: 94000000 bl 0 <getchar>
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
20: 94000000 bl 0 <printf>
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret

```

Offsets

26

Examining Machine Lang: TEXT

Run objdump to see instructions

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littlearch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f9003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
c: 94000000 bl 0 <printf>
10: 94000000 bl 0 <getchar>
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
20: 94000000 bl 0 <printf>
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret

```

Machine language

27

Examining Machine Lang: TEXT

Run objdump to see instructions

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littlearch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f9003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
c: 94000000 bl 0 <printf>
10: 94000000 bl 0 <getchar>
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
20: 94000000 bl 0 <printf>
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret

```

Assembly language

28

Examining Machine Lang: TEXT

Run objdump to see instructions

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littlearch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f9003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
c: 94000000 bl 0 <printf>
10: 94000000 bl 0 <getchar>
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
20: 94000000 bl 0 <printf>
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret

```

Relocation records

Let's examine one line at a time...

29

Examining Machine Lang: TEXT

sub sp, sp, #0x10

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littlearch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f9003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
c: 94000000 bl 0 <printf>
10: 94000000 bl 0 <getchar>
14: 7101041f cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
20: 94000000 bl 0 <printf>
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret

```

30

sub sp, sp, #0x10

msb: bit 31 0: d10043ff sub sp, sp, #0x10 lsb: bit 0

1101 0001 0000 0000 0100 0011 1111 1111

31

sub sp, sp, #0x10

msb: bit 31 0: d10043ff sub sp, sp, #0x10 lsb: bit 0

1101 0001 0000 0000 0100 0011 1111 1111

- opcode: subtract immediate
- Instruction width in bit 31: 1 = 64-bit
- Whether to set condition flags in bit 29: no
- Immediate value in bits 10-21: 10000_b = 0x10 = 16
- First source register in bits 5-9: 31 = sp
- Destination register in bits 0-4: 31 = sp
- Additional information about instruction: none

32

str x30, [sp]

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
8: R_AARCH64_ADR_PREL_LO21 .rodata
c: 94000000 bl 0 <printf>
c: R_AARCH64_CALL26 printf
10: 94000000 bl 0 <getchar>
10: R_AARCH64_CALL26 getchar
14: 7101041f cmp w0, #0x1
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
20: R_AARCH64_CALL26 printf

0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
    
```

33

str x30, [sp]

msb: bit 31 4: f90003fe str x30, [sp] lsb: bit 0

1111 1001 0000 0000 0000 0011 1111 1110

- opcode: store, register + offset
- Instruction width in bits 30-31: 11 = 64-bit
- Offset value in bits 12-20: 0
- "Source" (really destination) register in bits 5-9: 31 = sp
- "Destination" (really source) register in bits 0-4: 30
- Additional information about instruction: none

34

adr x0, 0 <main>

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
8: R_AARCH64_ADR_PREL_LO21 .rodata
c: 94000000 bl 0 <printf>
c: R_AARCH64_CALL26 printf
10: 94000000 bl 0 <getchar>
10: R_AARCH64_CALL26 getchar
14: 7101041f cmp w0, #0x1
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
20: R_AARCH64_CALL26 printf

0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
    
```

35

adr x0, 0 <main>

msb: bit 31 8: 10000000 adr x0, 0 <main> lsb: bit 0

0001 0000 0000 0000 0000 0000 0000 0000

- opcode: generate address
- 19 High-order bits of offset in bits 5-23: 0
- 2 Low-order bits of offset in bits 29-30: 0
- Relative data location is 0 bytes after this instruction
- Destination register in bits 0-4: 0
- Huh? That's not where msg1 lives!
 - Assembler knew that msg1 is a label within the RODATA section!
 - But assembler didn't know address of RODATA section!
 - So, assembler couldn't generate this instruction completely, left a placeholder, and will request help from the linker

36

R_AARCH64_ADR_PREL_LO21 .rodata

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
   8: R_AARCH64_ADR_PREL_LO21 .rodata
c: 94000000 bl 0 <printf>
   c: R_AARCH64_CALL26 printf
10: 94000000 bl 0 <getchar>
   10: R_AARCH64_CALL26 getchar
14: 7101041f cmp w0, #0x1
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
   1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
   20: R_AARCH64_CALL26 printf
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
    
```

37

Relocation Record 1

8: R_AARCH64_ADR_PREL_LO21 .rodata

This part is always the same. It's the name of the machine architecture!

Dear Linker,

Please patch the TEXT section at offset **0x8**. Patch in a **21-bit signed offset of an address, relative to the PC**, as appropriate for the instruction format. When you determine the address of **.rodata**, use that to compute the offset you need to do the patch.

Sincerely,
Assembler

38

bl 0 <printf>

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
   8: R_AARCH64_ADR_PREL_LO21 .rodata
c: 94000000 bl 0 <printf>
   c: R_AARCH64_CALL26 printf
10: 94000000 bl 0 <getchar>
   10: R_AARCH64_CALL26 getchar
14: 7101041f cmp w0, #0x1
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
   1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
   20: R_AARCH64_CALL26 printf
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
    
```

39

bl 0 <printf>

msb: bit 31 c: 94000000 bl 0 <printf> lsb: bit 0

1001 0100 0000 0000 0000 0000 0000 0000

- opcode: branch and link
- Relative address in bits 0-25: 0

Huh? That's not where printf lives!

- Assembler had to calculate [addr of printf] - [addr of this instr]
- But assembler didn't know address of printf - it's off in some library (libc.a) and isn't present yet!
- So, assembler couldn't generate this instruction completely, left a placeholder, and will request help from the linker

40

R_AARCH64_CALL26 printf

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
   8: R_AARCH64_ADR_PREL_LO21 .rodata
c: 94000000 bl 0 <printf>
   c: R_AARCH64_CALL26 printf
10: 94000000 bl 0 <getchar>
   10: R_AARCH64_CALL26 getchar
14: 7101041f cmp w0, #0x1
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
   1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
   20: R_AARCH64_CALL26 printf
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
    
```

41

Relocation Record 2

c: R_AARCH64_CALL26 printf

Dear Linker,

Please patch the TEXT section at offset **0xc**. Patch in a **26-bit signed offset relative to the PC**, appropriate for the function **call** (bl) instruction format. When you determine the address of **printf**, use that to compute the offset you need to do the patch.

Sincerely,
Assembler

42

b.ne 24 <skip>

msb: bit 31 18: 54000061 b.ne 24 <skip> lsb: bit 0

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

0101 0100 0000 0000 0000 0000 0110 0001

- This instruction is at address 0x18, and `skip` is at address 0x24, which is $0x24 - 0x18 = 0xc = 12$ bytes later
- opcode: conditional branch
- Relative address in bits 5-23: 11_b. Shift left by 2: $1100_b = 12$
- Conditional branch type in bits 0-4: NE
- No need for relocation record!
 - Assembler had to calculate [addr of `skip`] - [addr of this instr]
 - Assembler **did** know address of `skip`
 - So, assembler **could** generate this instruction completely, and does not need to request help from the linker

49

49

R_AARCH64_ADR_PREL_LO21 .rodata+0xe

```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
c: 94000000 8: R_AARCH64_ADR_PREL_LO21 .rodata
   bl 0 <printf>
10: 94000000 c: R_AARCH64_CALL26 printf
   bl 0 <getchar>
14: 7101041f 10: R_AARCH64_CALL26 getchar
   cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
   1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
   20: R_AARCH64_CALL26 printf
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

50

50

Relocation Record 4

1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe

Dear Linker,

Please patch the TEXT section at offset 0x1c. Patch in a 21-bit signed offset of an address, relative to the PC, as appropriate for the instruction format. When you determine the address of `.rodata`, add 0xe and use that to compute the offset you need to do the patch.

Sincerely,
Assembler

51

51

Another printf, with relocation record...

```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
c: 94000000 8: R_AARCH64_ADR_PREL_LO21 .rodata
   bl 0 <printf>
10: 94000000 c: R_AARCH64_CALL26 printf
   bl 0 <getchar>
14: 7101041f 10: R_AARCH64_CALL26 getchar
   cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
   1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
   20: R_AARCH64_CALL26 printf
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

52

52

mov w0, #0x0

```
$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littleaarch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
c: 94000000 8: R_AARCH64_ADR_PREL_LO21 .rodata
   bl 0 <printf>
10: 94000000 c: R_AARCH64_CALL26 printf
   bl 0 <getchar>
14: 7101041f 10: R_AARCH64_CALL26 getchar
   cmp w0, #0x41
18: 54000061 b.ne 24 <skip>
1c: 10000000 adr x0, 0 <main>
   1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
   20: R_AARCH64_CALL26 printf
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: f94003fe ldr x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
```

53

53

mov w0, #0x0

msb: bit 31 24: 52800000 mov w0, #0x0 lsb: bit 0

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

0101 0010 1000 0000 0000 0000 0000 0000

- opcode: move immediate
- Instruction width in bit 31: 0 = 32-bit
- Immediate value in bits 5-20: 0
- Destination register in bits 0-4: 0

54

54

Everything Else is Similar...

```

$ objdump --disassemble --reloc detecta.o
detecta.o: file format elf64-littlearch64
Disassembly of section .text:
0000000000000000 <main>:
0: d10043ff sub sp, sp, #0x10
4: f90003fe str x30, [sp]
8: 10000000 adr x0, 0 <main>
8: R_AARCH64_ADR_PREL_LO21 .rodata
c: 94000000 bl 0 <printf>
c: R_AARCH64_CALL26 printf
10: 94000000 bl 0 <getchar>
10: R_AARCH64_CALL26 getchar
14: 7101041f cmp w0, #0x1
18: 54000061 b.ne z4 <skip>
1c: 10000000 adr x0, 0 <main>
1c: R_AARCH64_ADR_PREL_LO21 .rodata+0xe
20: 94000000 bl 0 <printf>
20: R_AARCH64_CALL26 printf
0000000000000024 <skip>:
24: 52800000 mov w0, #0x0
28: 294003fe ldx x30, [sp]
2c: 910043ff add sp, sp, #0x10
30: d65f03c0 ret
    
```

Exercise for you: using information from these slides, create a bitwise breakdown of these instructions, and convince yourself that the hex values are correct!

55

Agenda

- AARCH64 Machine Language
- AARCH64 Machine Language after Assembly
- AARCH64 Machine Language after Linking**
- Buffer overrun vulnerabilities

56

From Assembler to Linker

Assembler writes its data structures to `.o` file

Linker:

- Reads `.o` file
- Writes executable binary file
- Works in two phases: **resolution** and **relocation**

57

Linker Resolution

Resolution

- Linker resolves references

For this program, linker:

- Notes that labels `getchar` and `printf` are unresolved
- Fetches machine language code defining `getchar` and `printf` from `libc.a`
- Adds that code to TEXT section
- Adds more code (e.g. definition of `_start`) to TEXT section too
- Adds code to other sections too

58

Linker Relocation

Relocation

- Linker patches ("relocates") code
- Linker traverses relocation records, patching code as specified

59

Examining Machine Lang: RODATA

Link program; run `objdump`

```

$ gcc217 detecta.o -o detecta
$ objdump --full-contents --section .rodata detecta
detecta: file format elf64-littlearch64
Contents of section .rodata:
400710 01000200 00000000 00000000 .....
400720 54797065 20612063 6861723a 20004869 Type a char: .Hi
400730 0a00
    
```

Addresses, not offsets

RODATA is at `0x400710`
 Starts with some header info
 Real start of RODATA is at `0x400720`
 "Type a char: " starts at `0x400720`
 "Hi\n" starts at `0x40072e`

60

Examining Machine Lang: TEXT

```
$ objdump --disassemble --reloc detecta
```

Run objdump to see instructions

```
detecta: file format elf64-littlearch64
...
000000000400650 <main>:
400650: d10043ff  sub  sp, sp, #0x10
400654: f90003fe  str  x30, [sp]
400658: 10000640  adr  x0, 400720 <msg1>
40065c: 97ffffa1  bl   4004e0 <printf@plt>
400660: 97ffff9c  bl   4004d0 <getchar@plt>
400664: 7101041f  cmp  w0, #0x41
400668: 54000061  b.ne 400674 <skip>
40066c: 50000600  adr  x0, 40072e <msg2>
400670: 97ffff9c  bl   4004e0 <printf@plt>
...
000000000400674 <skip>:
400674: 52800000  mov  w0, #0x0
400678: f94003fe  ldr  x30, [sp]
40067c: 910043ff  add  sp, sp, #0x10
400680: d65f03c0  ret
```

Addresses, not offsets

61

Examining Machine Lang: TEXT

```
$ objdump --disassemble --reloc detecta
```

```
detecta: file format elf64-littlearch64
...
000000000400650 <main>:
400650: d10043ff  sub  sp, sp, #0x10
400654: f90003fe  str  x30, [sp]
400658: 10000640  adr  x0, 400720 <msg1>
40065c: 97ffffa1  bl   4004e0 <printf@plt>
400660: 97ffff9c  bl   4004d0 <getchar@plt>
400664: 7101041f  cmp  w0, #0x41
400668: 54000061  b.ne 400674 <skip>
40066c: 50000600  adr  x0, 40072e <msg2>
400670: 97ffff9c  bl   4004e0 <printf@plt>
...
000000000400674 <skip>:
400674: 52800000  mov  w0, #0x0
400678: f94003fe  ldr  x30, [sp]
40067c: 910043ff  add  sp, sp, #0x10
400680: d65f03c0  ret
```

Additional code

62

Examining Machine Lang: TEXT

```
$ objdump --disassemble --reloc detecta
```

```
detecta: file format elf64-littlearch64
...
000000000400650 <main>:
400650: d10043ff  sub  sp, sp, #0x10
400654: f90003fe  str  x30, [sp]
400658: 10000640  adr  x0, 400720 <msg1>
40065c: 97ffffa1  bl   4004e0 <printf@plt>
400660: 97ffff9c  bl   4004d0 <getchar@plt>
400664: 7101041f  cmp  w0, #0x41
400668: 54000061  b.ne 400674 <skip>
40066c: 50000600  adr  x0, 40072e <msg2>
400670: 97ffff9c  bl   4004e0 <printf@plt>
...
000000000400674 <skip>:
400674: 52800000  mov  w0, #0x0
400678: f94003fe  ldr  x30, [sp]
40067c: 910043ff  add  sp, sp, #0x10
400680: d65f03c0  ret
```

No relocation records!
Let's see what the linker did with them...

63

```
adr  x0, 400720 <msg1>
```

```
$ objdump --disassemble --reloc detecta
```

```
detecta: file format elf64-littlearch64
...
000000000400650 <main>:
400650: d10043ff  sub  sp, sp, #0x10
400654: f90003fe  str  x30, [sp]
400658: 10000640  adr  x0, 400720 <msg1>
40065c: 97ffffa1  bl   4004e0 <printf@plt>
400660: 97ffff9c  bl   4004d0 <getchar@plt>
400664: 7101041f  cmp  w0, #0x41
400668: 54000061  b.ne 400674 <skip>
40066c: 50000600  adr  x0, 40072e <msg2>
400670: 97ffff9c  bl   4004e0 <printf@plt>
...
000000000400674 <skip>:
400674: 52800000  mov  w0, #0x0
400678: f94003fe  ldr  x30, [sp]
40067c: 910043ff  add  sp, sp, #0x10
400680: d65f03c0  ret
```

64

```
adr  x0, 400720 <msg1>
```

msb: bit 31 400658: 10000640 adr x0, 400720 <msg1> lsb: bit 0

```
0001 0000 0000 0000 0000 0110 0100 0000
```

- opcode: generate address
- 19 High-order bits of offset in bits 5-23: 110010
- 2 Low-order bits of offset in bits 29-30: 00
- Relative data location is 11001000b = 0xc8 bytes after this instruction
- Destination register in bits 0-4: 0
- msg1 is at 0x400720; this instruction is at 0x400658
- 0x400720 - 0x400658 = 0xc8 ✓

65

```
bl  4004e0 <printf@plt>
```

```
$ objdump --disassemble --reloc detecta
```

```
detecta: file format elf64-littlearch64
...
000000000400650 <main>:
400650: d10043ff  sub  sp, sp, #0x10
400654: f90003fe  str  x30, [sp]
400658: 10000640  adr  x0, 400720 <msg1>
40065c: 97ffffa1  bl   4004e0 <printf@plt>
400660: 97ffff9c  bl   4004d0 <getchar@plt>
400664: 7101041f  cmp  w0, #0x41
400668: 54000061  b.ne 400674 <skip>
40066c: 50000600  adr  x0, 40072e <msg2>
400670: 97ffff9c  bl   4004e0 <printf@plt>
...
000000000400674 <skip>:
400674: 52800000  mov  w0, #0x0
400678: f94003fe  ldr  x30, [sp]
40067c: 910043ff  add  sp, sp, #0x10
400680: d65f03c0  ret
```

66

bl 4004e0 <printf@plt>

msb: bit 31 40065c: 97ffffaf bl 4004e0 <printf@plt> lsb: bit 0

1001 011 1111 1111 1111 1111 1010 0001

- opcode: branch and link
- Relative address in bits 0-25: 26-bit two's complement of 1011111₂. But remember to shift left by two bits (see earlier slides)! This gives $-1\ 0111\ 1100_2 = -0x17c$
- printf is at 0x4004e0; this instruction is at 0x40065c
- $0x4004e0 - 0x40065c = -0x17c$ ✓

67

Everything Else is Similar...

```
$ objdump --disassemble --reloc detects
detects: file format elf64-littleaarch64
...
0000000000400650: <main>:
400650: d10043ff sub sp, sp, #0x10
400654: f90003fe str x30, [sp]
400658: 10000640 adr x0, 400720 <msg1>
40065c: 97ffffaf bl 4004e0 <printf@plt>
400660: 97ffff9c bl 4004d0 <getchar@plt>
400664: 7101041f cmp w0, #0x1
400668: 54000061 b.ne 400674 <skip>
40066c: 50000600 adr x0, 40072a <msg2>
400670: 97ffff9c bl 4004e0 <printf@plt>
...
0000000000400674: <skip>:
400674: 52800000 mov w0, #0x0
400678: f94003fe ldr x30, [sp]
40067c: 910043ff add sp, sp, #0x10
400680: d65f03c0 ret
```

68

Agenda

- AARCH64 Machine Language
- AARCH64 Machine Language after Assembly
- AARCH64 Machine Language after Linking
- Buffer overrun vulnerabilities

69

A Program

```
#include <stdio.h>
int main(void)
{
    char name[12], c;
    int i = 0, magic = 42;
    printf("What is your name?\n");
    while ((c = getchar()) != '\n')
        name[i++] = c;
    name[i] = '\0';
    printf("Thank you, %s.\n", name);
    printf("The answer to life, the universe, "
           "and everything is %d\n", magic);
    return 0;
}

$ ./a.out
What is your name?
John Smith
Thank you, John Smith.
The answer to life, the universe, and everything is 42
```

70

Why People With Long Names Have Problems

```
#include <stdio.h>
int main(void)
{
    char name[12], c;
    int i = 0, magic = 42;
    printf("What is your name?\n");
    while ((c = getchar()) != '\n')
        name[i++] = c;
    name[i] = '\0';
    printf("Thank you, %s.\n", name);
    printf("The answer to life, the universe, "
           "and everything is %d\n", magic);
    return 0;
}

$ ./a.out
What is your name?
Szymon Rusinkiewicz
Thank you, Szymon Rusinkie
icz.
The answer to life, the universe, and everything is 8020841
```

????!?!?

71

Explanation: Stack Frame Layout

When there are too many characters, program carelessly writes beyond space "belonging" to name.

- Overwrites other variables
- This is a *buffer overrun*, or *stack smash*
- The program has a security bug!

```
#include <stdio.h>
int main(void)
{
    char name[12], c;
    int i = 0, magic = 42;
    printf("What is your name?\n");
    while ((c = getchar()) != '\n')
        name[i++] = c;
    name[i] = '\0';
    printf("Thank you, %s.\n", name);
    printf("The answer to life, the universe, "
           "and everything is %d\n", magic);
    return 0;
}
```

72

It Gets Worse...

Buffer overrun can overwrite return address of a previous stack frame!

```
#include <stdio.h>
int main(void)
{
    char name[12], c;
    int i = 0, magic = 42;
    printf("What is your name?\n");
    while ((c = getchar()) != '\n')
        name[i++] = c;
    name[i] = '\0';
    printf("Thank you, %s.\n", name);
    printf("The answer to life, the universe, "
           "and everything is %d\n", magic);
    return 0;
}
```

SP → Return addr
name
c
magic
i
Old SP → Return addr

73

It Gets Worse...

Buffer overrun can overwrite return address of a previous stack frame!

- Value can be an invalid address, leading to a segfault,...

```
#include <stdio.h>
int main(void)
{
    char name[12], c;
    int i = 0, magic = 42;
    printf("What is your name?\n");
    while ((c = getchar()) != '\n')
        name[i++] = c;
    name[i] = '\0';
    printf("Thank you, %s.\n", name);
    printf("The answer to life, the universe, "
           "and everything is %d\n", magic);
    return 0;
}
```

SP → Return addr
name
c
magic
i
Old SP → 0x0042

74

It Gets Much, Much Worse...

Buffer overrun can overwrite return address of a previous stack frame!

- Value can be an invalid address, leading to a segfault, or it can cleverly point to malicious code

```
#include <stdio.h>
int main(void)
{
    char name[12], c;
    int i = 0, magic = 42;
    printf("What is your name?\n");
    while ((c = getchar()) != '\n')
        name[i++] = c;
    name[i] = '\0';
    printf("Thank you, %s.\n", name);
    printf("The answer to life, the universe, "
           "and everything is %d\n", magic);
    return 0;
}
```

SP → Return addr
name
c
magic
i
Old SP → Or here...
Malicious code here...

75

Attacking a Web Server

URLs
Input in web forms
Crypto keys for SSL
etc.

Client PC → Web Server

76

Attacking a Web Browser

HTML keywords
Images
Image names
URLs
etc.

Client PC → Web Server @ badguy.com

Earn \$\$\$ Thousands working at home!

77

Attacking Everything in Sight

Client PC → The Internet @ badguy.com

- E-mail client
- PDF viewer
- Operating-system kernel
- TCP/IP stack
- Any application that ever sees input directly from the outside

78

Defenses Against This Attack


Best: program in languages that make array-out-of-bounds impossible (Java, C#, ML, python,)

None of these would have prevented the "Heartbleed" attack

If you must program in C: use discipline and software analysis tools to check bounds of array subscripts

Otherwise, stopgap security patches:

- Operating system randomizes initial stack pointer
- "No-execute" memory permission
- "Canaries" at end of stack frames



79

Asgt. 5: Attack the "Grader" Program

```
enum {BUFSIZE = 48};
char grade = 'D';
char name[BUFSIZE];

/* Read a string into name */
void readString() {
    char buf[BUFSIZE];
    int i = 0; int c;

    /* Read string into buf[] */
    for (;;) {
        c = fgetc(stdin);
        if (c == EOF || c == '\n')
            break;
        buf[i] = c;
        i++;
    }
    buf[i] = '\0';

    /* Copy buf[] to name[] */
    for (i = 0; i < BUFSIZE; i++)
        name[i] = buf[i];
}

/* Prompt for name and read it */
void getName() {
    printf("What is your name?\n");
    readString();
}
```

Unchecked write to buffer!

80

Asgt. 5: Attack the "Grader" Program

```
int main(void) {
    getname();
    if (strcmp(name, "Andrew Appel") == 0)
        grade = 'B';
    printf("bc is your grade.\n", grade);
    printf("Thank you, %s.\n", name);
    return 0;
}
```

```
$ ./grader
What is your name?
Bob
D is your grade.
Thank you, Bob.
$ ./grader
What is your name?
Andrew Appel
B is your grade.
Thank you, Andrew Appel.
```

81

Asgt. 5: Attack the "Grader" Program

```
int main(void) {
    getname();
    if (strcmp(name, "Andrew Appel") == 0)
        grade = 'B';
    printf("bc is your grade.\n", grade);
    printf("Thank you, %s.\n", name);
    return 0;
}
```

```
$ ./grader
What is your name?
Bob\0(#@&$%*#&(**!@&#!!(&#%&@*
B is your grade.
Thank you, Bob.
$ ./grader
What is your name?
Susan\0?!*!????*???!*!?!?!(!*@(^^?
A is your grade.
Thank you, Susan.
```

82

Summary

AARCH64 Machine Language

- 32-bit instructions
- Formats have conventional locations for opcodes, registers, etc.

Assembler

- Reads assembly language file
- Generates TEXT, RODATA, DATA, BSS sections
 - Containing machine language code
- Generates **relocation records**
- Writes object (.o) file

Linker

- Reads object (.o) file(s)
- Does **resolution**: resolves references to make code complete
- Does **relocation**: traverses relocation records to patch code
- Writes executable binary file

83