

COS 318: Operating Systems

Synchronization: Mutual Exclusion

Jaswinder Pal Singh and a Fabulous Course Staff Computer Science Department Princeton University

(http://www.cs.princeton.edu/courses/cos318/)



"Too Many Cookies" Problem

	James	Lance
15:00	Look in cabinet: out of cookies	
15:05	Leave for Wawa	
15:10	Arrive at Wawa	Look in cabinet: out of cookies
15:15	Buy a bag of cookies	Leave for Wawa
15:20	Arrive home; put cookies away	Arrive at Wawa
15:25		Buy a bag of cookies
		Arrive home; put cookies away

• Oh No! Too many cookies.



"Too Many Cookies" Problem

- Roommates Lance and James want a bag of cookies in the room at all times, but don't' want to buy too many cookies
- They buy cookies independently, using the following sequence
 - Look in cabinet: Out of cookies
 - · Leave for Wawa to buy cookies
 - Arrive at Wawa
 - . Buy a bag of cookies
 - · Arrive home and put cookies in cabinet



2


Using A Note?


James and Lance's Cookie Optimization Algorithm:


```
if (noCookies) {    // check if roommate left a note
    if (noNote) {
        leave note;
        buy cookies;
        remove note;
    }
}
```

Any issue with this approach?









Possible Solution #3: One Spin-waits

- Problem was that threads checked once and moved on
 - So have one of them spin-wait on the note

leave noteA	leave noteB
while (noteB)	if (noNoteA) {
<pre>do nothing;</pre>	<pre>if (noCookies) {</pre>
if (noCookies)	buy cookies
buy cookies;	}
remove noteA	}
	remove noteB

Lance

Would this fix the problem?

James

Yes, but complicated, different code for different threads,
 busy waiting wasteful, and not fair

Threads Example: Shared Counter

- Google gets millions of hits a day. Uses multiple threads (on multiple processors) to speed things up.
- Simple shared state error: each thread increments a shared counter to track the number of hits today:

• What happens when two threads execute this code concurrently?



Problem with Shared Counters

Another possible result: everything works!

hits = 0
time
$$T1$$


read hits (0)
hits = 0 + 1
hits = 2

- Another possible result: everything works
 - Bugs are frequently intermittent. Makes debugging hard.
 - This is called a "race condition"



Problem with Shared Counters

• One possible result: lost update!



- Another possible result: everything works
 - Bugs are frequently intermittent. Makes debugging hard.



• This is called a "race condition"

Race Conditions

- Race condition: accesses to shared state that can lead to a timing dependent error
 - whether it happens depends on how threads are scheduled
- Difficult to avoid because:
 - Must make sure all possible schedules are safe.
 - Number of possible schedule permutations is huge.
 - One or more of them may be "bad"
 - They are intermittent
 - Timing dependent => small changes can hide or reveal bug
 - Adding a print statement
 - · Running on a different machine



It's Actually Even Worse

- Compilers reorder instruction issue within a thread
 - To optimize register usage and hence run code faster
- Hardware reorders instruction execution/completion
 - E.g. write buffers, etc
- All done to optimize execution speed
- But they don't know about multiple threads and issues across them



13

Providing Atomicity

- Have hardware provide better primitives than atomic load and store.
- Build higher-level programming abstractions on this new hardware support.
- Example: using locks as an atomic building block

Acquire --- wait until lock is free, then grab it


Release --- unlock/release the lock, waking up a waiter if any

These must be atomic operations --- if two threads are waiting for the lock, and both see it is free, only one grabs it!



Preventing Race Conditions: Atomicity

- Atomic unit = instruction sequence guaranteed to execute indivisibly (also called a "critical section").
 - If two threads execute the same atomic unit at the same time, one thread will execute the whole sequence before the other begins



How to make multiple instrs seem like an atomic one?

Preventing Race Conditions: Atomicity

Cookies problem

Acquire(lock);
if (noCookies)
buy cookies;
Release(lock);

Critical section

Desirable Properties:

- 1. At most one holder, or thread in critical section, at a time (safety)
- 2. If no one is holding the lock, an acquire gets the lock (progress)
- 3. If all lock holders finish and there are no higher priority waiters, waiter eventually gets the lock (progress)



Some Definitions

- Sychronization:
 - Ensuring proper cooperation among threads
 - Mutual exclusion, event synchronization
- Mutual exclusion:
 - Ensuring that only one thread does a particular thing at a time. One thread doing it excludes another from doing it at the same time.
- Critical section:
 - Piece of code that only one thread can "be in" at a given time. Only one thread at a time will be allowed to get into the section of code.
- Lock: prevents someone from doing something
 - Lock before entering critical section, before accessing shared data
 - Unlock when leaving, after done accessing shared data
 - · Wait if locked
- Event synchronization:
 - Making sure an event in one thread does not happen before/after an event in another thread

Simple Lock Variables Acquire(lock) { Release(lock) { while (lock.value == 1) lock.value = 0; lock.value = 1; } Thread 1: Thread 2: Acquire(lock) { while (lock.value == 1) {context switch) -→ Acquire(lock) { while (lock.value == 1) -(context switch) lock.value = 1; {context switch}lock.value = 1;

Implementing Mutual Exclusion (Locks)

What makes a good solution?

- Only one process/thread inside a critical section at a time
- No assumptions need to be made about CPU speeds
- A process/thread inside a critical section should not be blocked by any process outside the critical section
- No one waits forever
- Should work for multiprocessors
- Should allow same code for all processes/threads




23


Solution: Prevent Context Switches in Critical Section

- On a single-core uniprocessor, operations are atomic as long as a context switch doesn't occur
- Context switches are caused either by actions the thread takes (e.g. traps etc) or by external interrupts
- The former can be controlled
- Disable interrupts during certain portions of code?
 - Delay the handling of external events



24





```
Disabling Interrupts for Critical Section?

Acquire(): disable interrupts
Release(): enable interrupts

Oritical section?
Release()

• Issues:

• Kernel cannot let users disable interrupts

• Critical sections can be arbitrarily long

• Works on uniprocessors, but does not work on multiprocessors
```

```
Fix "Disable Forever" problem?
   Acquire(lock) {
                                    Release(lock) {
     disable interrupts;
                                      disable interrupts;
     while (lock.value != 0) {
                                      lock.value = 0;
       enable interrupts;
                                       enable interrupts;
       disable interrupts;
     lock.value = 1;
     enable interrupts;
Disable interrupts only when accessing lock.value variable
Issues:
    • Consume CPU cycles in busy-wait
    · Not designed for user code to use

    Won't work with multiprocessors (like all attempts above)

                                                            32
```

Another Implementation

```
Acquire(lock) {
  disable interrupts;
  if (lock.value != 0)
   Enqueue me for lock;
   Yield();
 lock.value = 1;
  enable interrupts;
```

```
Release(lock) {
  disable interrupts;
 if (anyone in queue) {
   Dequeue a thread;
    make it ready;
 lock.value = 0;
  enable interrupts;
```

Avoid busy-waiting

Issues

Working for multiprocessors



Atomic Operations

- An atomic operation or set of operations executes such that its effects cannot be partially seen by other threads
 - Other threads, by reading variables, see results as if either that the entire set of atomic operations was performed, or none of them were
- A thread executing an atomic instruction can't be preempted or interrupted while it's doing it
- Atomic operations on same memory value are serialized
 - Even on multiprocessors
 - Result is consistent with some sequential ordering of operations
 - Without atomic ops, simultaneous writes by different threads may produce a garbage value, or read that happens simultaneously with a write may read garbage value



Don't usually require special privileges, can be user level

Peterson's Algorithm

See textbook

```
int turn;
int interested[N];
void enter_region(int process)
    int other;
   other = 1 - process;
    interested[process] = TRUE; /* express interest */
    turn = other; /* give turn to other process */
    while(turn == process && interested[other] == TRUE);
    /* wait till other loses interest or gives me turn */
```

◆ L. Lamport, "A Fast Mutual Exclusion Algorithm," ACM Trans. on Computer Systems, 5(1):1-11, Feb 1987.



• 5 writes and 2 reads

Atomic Read-Modify-Write Instructions

- LOCK prefix in x86
 - Make a specific of set instructions atomic
 - Can be used to implement Test&Set
- Exchange (xchg, x86 architecture)
 - · Swap register and memory
 - Atomic (even without LOCK)
- Fetch&Add or Fetch&Op
 - Atomic instructions for large shared memory multiprocessors
- Load linked and store conditional (LL-SC)
 - Two separate instructions (LL, SC) that are used together
 - · Read value in one instruction (load linked)
 - · Do some operations:
 - · When time to store, check if value read has been modified since read. If not, ok; otherwise, jump back to start



A Simple Solution with Test&Set

- Define TAS(lock)
 - If successfully set (wasn't already set when tested but this operation set it), return 1;
 - Otherwise, return 0;
- Any issues with the following solution?

```
Acquire(lock) {
  while (!TAS(lock.value))
  ;
}

Release(lock.value) {
  lock.value = 0;
```



37

39

Example: Protect a Shared Variable

```
Acquire(lock); /* system call */
count++;
Release(lock) /* system call */
```

- Acquire(mutex) system call
 - Pushing parameter, sys call # onto stack
 - Generating trap/interrupt to enter kernel
 - Jump to appropriate function in kernel
 - Verify process passed in valid pointer to mutex
 - Minimal spinning
 - · Block and unblock process if needed
 - Get the lock
- Execute "count++;"
- Release(mutex) system call

Mutex with Less Waiting?

```
Release(lock) {
Acquire(lock) {
                               while (!TAS(lock.guard))
 while (!TAS(lock.guard))
                               if (anyone in queue) {
 if (lock.value) {
                               dequeue a thread;
    enqueue the thread;
                                 make it ready;
   block and lock.guard = 0;
                               } else
 } else {
                                lock.value = 0;
   lock.value = 1;
                               lock.guard = 0;
   lock.guard = 0;
```

Separate access to lock variable from value of it





38

Available Primitives and Operations

- Test-and-set
 - · Works at either user or kernel level
- System calls for block/unblock
 - Block takes some token and goes to sleep
 - Unblock "wakes up" a waiter on token







Always Block

Acquire(lock) {
 while (!TAS(lock.value))
 Block(lock);
}
Release(lock) {
 lock.value = 0;
 Unblock(lock);
}

- Good
 - Acquire won't make a system call if TAS succeeds
- Bad
 - TAS instruction locks the memory bus
 - Block/Unblock still has substantial overhead



Optimal Algorithms

- What is the optimal solution to spin vs. block?
 - Know the future
 - Exactly when to spin and when to block
- ◆ But, we don't know the future
 - There is **no** online optimal algorithm
- Offline optimal algorithm
 - Afterwards, derive exactly when to block or spin ("what if")
 - Useful to compare against online algorithms



Competitive Algorithms

 An algorithm is c-competitive if for every input sequence σ

$$C_A(\sigma) \le c \times C_{opt}(\sigma) + k$$

- c is a constant
- \bullet $\text{C}_{\text{A}}(\sigma)$ is the cost incurred by algorithm A in processing σ
- ♦ What we want is to have c as small as possible
 - Deterministic
 - Randomized



40

Approximate Optimal Online Algorithms

- Main idea
 - Use past to predict future
- Approach
 - Random walk
 - Decrement N by a unit if the last Acquire() blocked
 - Increment N by a unit if the last Acquire() didn't block
 - Recompute N each time for each Acquire() based on some lock-waiting distribution for each lock
- Theoretical results

$$E C_A(\sigma(P)) \le (e/(e-1)) \times E C_{opt}(\sigma(P))$$

The competitive factor is about 1.58.



47


Constant Competitive Algorithms

```
Acquire(lock, N) {
  int i;

while (!TAS(lock.value)) {
  i = N;
  while (!lock.value && i)
   i--;
  if (!i)
    Block(lock);
  }
}
```

- Spin up to N times if the lock is held by another thread
- If the lock is still held after spinning N times, block
- If spinning N times is equal to the context-switch time, what is the competitive factor of the algorithm?





Summary

- Disabling interrupts for mutex
 - There are many issues
 - When making it work, it works for only uniprocessors
- Atomic instruction support for mutex
 - Atomic load and stores are not good enough
 - Test&set and other instructions are the way to go
- Competitive spinning
 - Spin at the user level most of the time
 - Make no system calls in the absence of contention
 - Have more threads than processors

