
# COS 318: Operating Systems Virtual Memory Design Issues: Address Translation Jaswinder Pal Singh Computer Science Department Princeton University (http://www.cs.princeton.edu/courses/cos318/)



# Virtual Memory Design Goals

- Protection
- Virtualization
  - · Use disk to extend physical memory
  - Make virtualized memory user friendly (0 to high address)
- Enabling memory sharing (libraries, communication)
- Efficiency
  - Translation efficiency (TLB as cache)
  - Access efficiency
    - Access time = h · memory access time + (1 h) · disk access time
    - E.g. Suppose memory access time = 100ns, disk access time = 10ms
  - If h = 90%, VM access time is 1ms!
- Portability




3

# Recall Address Translation: Segmentation

- A segment is a contiguous region of virtual memory
- Every process has a segment table (in hardware)
  - Entry in table oer segment
- Segment can be located anywhere in physical memory
  - Each segment has: start, length, access permission
- Processes can share segments
  - Same start, length, same/different access permissions





### Segmentation

- Pros
  - Can share code/data segments between processes
  - Can protect code segment from being overwritten
  - Can transparently grow stack/heap as needed
  - Can detect if need to copy-on-write
- Cons
  - Complex memory mgmt: need to find chunk of particular size
  - May need to rearrange memory from time to time to make room for new segment or growing segment
    - External fragmentation: wasted space between chunks



# Segments Enable Copy-on-Write


- ◆ Idea of Copy-on-Write
  - Child process inherits copy of parent's address space on fork
  - But don't really want to make a copy of all data upon fork
  - Would like to share as far as possible and make own copy only "on-demand", i.e. upon a write
- Segments allow this to an extent
  - Copy segment table into child, not entire address space
  - · Mark all parent and child segments read-only
  - Start child process; return to parent
  - If child or parent writes to a segment (e.g. stack, heap)
    - · Trap into kernel
    - · At this point, make a copy of the segment, and resume



# Recall Address Translation: Paging

- Manage memory in fixed size units, or pages
- Finding a free page is easy
  - Effectively bitmap allocation: 0011111100000001100
  - Each bit represents one physical page frame
- Every process has its own page table
  - · Stored in physical memory
  - Hardware registers
    - · Pointer to page table start
    - · Page table length
- ◆ Recall fancier structures: segmentation+paging, multi-level PT
  - Better for sparse virtual address spaces
  - E.g. per-processor heaps, per-thread stacks, memory mapped files, dynamically linked libraries, ...
  - Don't have fine-grain page table entries for "holes"





# Pinning (or Locking) Page Frames

- When do you need it?
  - When DMA is in progress, you don't want to page the pages out to avoid CPU from overwriting the pages
- Mechanism?
  - A data structure to remember all pinned pages
  - Paging algorithm checks the data structure to decide on page replacement
  - Special calls to pin and unpin certain pages



12

# Sharing and Copy on Write with Paging


- Can we share memory between processes?
  - Entries in both page tables to point to same page frames
  - Need core map of page frames to track which / how many processes are pointing to which page frames (e.g., reference count), so know when a a page is still "live"
- UNIX fork with copy on write
  - Copy page table of parent into child process
  - Mark all pages (in new and old page tables) as read-only
  - Trap into kernel on write (in child or parent)
  - Copy page
  - Mark both as writeable
  - Resume execution




### **Zeroing Pages**

- Initilalize pages to all zero values
  - Heap and static data are initialized
- How to implement?
  - On the first page fault on a data page or stack page, zero it
  - Or, have a special thread zeroing pages in the background







# Efficient address translation

- Recall translation lookaside buffer (TLB)
  - Cache of recent virtual page -> physical page translations
  - If cache hit, use translation
  - If cache miss, walk (perhaps multi-level) page table
- Cost of translation =
   Cost of TLB lookup +


Prob(TLB miss) \* cost of page table lookup



## **TLB Performance**


- What is the cost of a TLB miss on a modern processor?
  - Cost of multi-level page table walk
  - Software-controlled: plus cost of trap handler entry/exit
  - Use additional caching principles: multi-level caching, etc

Intel i7 Processor Chip



# Intel i7 Memory hierarchy

| Hit Cost            | Size   |
|---------------------|--|
| 1 ns                | 64 KB  |
| 4 ns                | 256 KB   |
| 12 ns               | 2 MB   |
| 100 ns              | 10 GB  |
| $100\mu \mathrm{s}$ | 100 TB   |
| $100\mu \mathrm{s}$ | 100 GB   |
| 10 ms               | 1 TB   |
| 10 ms               | 100 PB   |
| 200 ms              | 1 XB   |
|                     | 1 ns<br>4 ns<br>12 ns<br>100 ns<br>100 μs<br>100 μs<br>10 ms |




- It can be too slow to first access TLB to find physical address, then look up address in the cache
- Instead, first level cache is virtually addressed
- In parallel with cache lookup using virtual address, access TLB to generate physical address in case of a cache miss





# Problem with Translation Slowdown


- What is the cost of a first level TLB miss?
  - Second level TLB lookup
- What is the cost of a second level TLB miss?
  - x86: 2-4 level page table walk
- Problem: Do we need to wait for the address translation in order to look up the caches (for code and data)?














### When do TLBs Work/Not Work, Part 2

- What happens when the OS changes the permissions on a page?
  - For demand paging, copy on write, zero on reference, ...
- ◆ TLB may contain old translation
  - OS must ask hardware to purge TLB entry
- On a multicore: TLB shootdown
  - OS must ask each CPU to purge TLB entry




### Aliasing

- Alias: two (or more) virtual cache entries that refer to the same physical memory
  - A consequence of a tagged virtually addressed cache!
  - A write to one copy needs to update all copies
- Typical solution
  - Keep both virtual and physical address for each entry in virtually addressed cache
  - Lookup virtually addressed cache and TLB in parallel
  - Check if physical address from TLB matches multiple entries, and update/invalidate other copies



# When do TLBs Work/Not Work, Part 3

- What happens on a context switch?
  - Keep using TLB?
  - Flush TLB?
- Solution: Tagged TLB
  - Each TLB entry has process ID
  - TLB hit only if process ID matches current process



### **TLB Consistency Issues**

- "Snoopy" cache protocols (hardware)
  - Maintain consistency with DRAM, even when DMA happens
- Consistency between DRAM and TLBs (software)
  - You need to flush related TLBs whenever changing a page table entry in memory
- TLB "shoot-down"
  - On multiprocessors/multicore, when you modify a page table entry, need to flush all related TLB entries on all processors/ cores



# Summary

- Must consider many issues
  - Global and local replacement strategies
  - Management of backing store
  - Primitive operations
    - Pin/lock pages
    - Zero pages
    - Shared pages
    - · Copy-on-write
- Real system designs are complex

