



Assembly Language: Part 1






Context of this Lecture


First half of the semester: “Programming in the large”

Second half: “Under the hood”

Starting Now



Afterward






Von Neumann Architecture

Instructions are fetched from RAM

- (encoded as bits)

Control unit interprets instructions

- to shuffle data between registers and RAM
- to move data from registers through ALU (arithmetic+logic unit) where operations are performed





Agenda

Language Levels

Instruction-Set Architecture (ISA)

Assembly Language: Performing Arithmetic

Assembly Language: Control-flow instructions



High-Level Languages

Characteristics

- Portable
 - To varying degrees
- Complex
 - One statement can do much work
- Structured
 - while (...) {...} if () ... else ...
- Human readable

```
count = 0;  
while (n>1)  
{   count++;  
    if (n&1)  
        n = n*3+1;  
    else  
        n = n/2;  
}
```



Machine Languages

Characteristics

- Not portable
 - Specific to hardware
- Simple
 - Each instruction does a simple task
- Unstructured
- Not human readable
 - Requires lots of effort!
 - Requires tool support

0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
9222	9120	1121	A120	1121	A121	7211	0000		
0000	0001	0002	0003	0004	0005	0006	0007		
0008	0009	000A	000B	000C	000D	000E	000F		
0000	0000	0000	FE10	FACE	CAFE	ACED	CEDE		
1234	5678	9ABC	DEF0	0000	0000	F00D	0000		
0000	0000	EEEE	1111	EEEE	1111	0000	0000		
B1B2	F1F5	0000	0000	0000	0000	0000	0000		



Assembly Languages

Characteristics


- Not portable
 - Each assembly lang instruction maps to one machine lang instruction
- Simple
 - Each instruction does a simple task
- Unstructured
- **Human readable!!!**

(well, in the same sense that Hungarian is human readable, if you know Hungarian).

```
        movl    $0, %r10d
loop:   cmpl    $1, %r11d
        jle     endloop
        addl    $1, %r10d
        movl    %r11d, %eax
        andl    $1, %eax
        je      else
        movl    %r11d, %eax
        addl    %eax, %r11d
        addl    %eax, %r11d
        addl    $1, %r11d
else:   jmp     endif
        sarl    $1, %r11d
endif:  jmp     loop
endloop:
```



Computer: CPU + RAM



```
loop:           movl $0, %r10d
                cmpl $1, %r11d
                jle endloop
                addl $1, %r10d
                movl %r11d, %eax
                andl $1, %eax
                je else
                movl %r11d, %eax
                addl %eax, %r11d
                addl %eax, %r11d
                addl $1, %r11d
else:          jmp endif
                sarl $1, %r11d
endif:         jmp loop
endloop:
```

Annotations highlight specific memory addresses and registers:

- Red ovals enclose `%r10d` and `%r11d`.
- A green box encloses the `jmp endif` instruction.



Translation: C to x86-64

```
count = 0;  
while (n>1)  
{   count++;  
    if (n&1)  
        n = n*3+1;  
    else  
        n = n/2;  
}
```

count \leftrightarrow r10d
n \leftrightarrow r11d

```
loop:  
    movl $0, %r10d  
    cmpl $1, %r11d  
    jle endloop  
    addl $1, %r10d  
    movl %r11d, %eax  
    andl $1, %eax  
    je else  
    movl %r11d, %eax  
    addl %eax, %r11d  
    addl %eax, %r11d  
    addl $1, %r11d  
else:  
    jmp endif  
    sarl $1, %r11d  
endif:  
    jmp loop  
endloop:
```



Why Learn Assembly Language?

Q: Why learn assembly language?

A: Knowing assembly language helps you:

- Write faster code
 - In assembly language
 - In a high-level language!
- Understand what's happening “under the hood”
 - Someone needs to develop future computer systems
 - Maybe that will be you!



Why Learn x86-64 Assembly Lang?

Why learn **x86-64** assembly language?

Pros

- X86-64 is widely used
- CourseLab computers are x86-64 computers
 - Program natively on CourseLab instead of using an emulator

Cons

- X86-64 assembly language is **big and ugly**
 - There are **many** instructions
 - Instructions differ widely



Agenda

Language Levels

Architecture

Assembly Language: Performing Arithmetic

Assembly Language: Control-flow instructions




RAM

RAM (Random Access Memory)

Conceptually: large array of bytes

- Contains data
(program variables, structs, arrays)
- and the program!





John Von Neumann (1903-1957)

In computing

- Stored program computers
- Cellular automata
- Self-replication

Other interests

- Mathematics
- Inventor of game theory
- Nuclear physics (hydrogen bomb)

Princeton connection

- Princeton Univ & IAS, 1930-1957

Known for “Von Neumann architecture (1950)”

- In which programs are just data in the memory
- Contrast to the now-obsolete “Harvard architecture”






Von Neumann Architecture

RAM (Random Access Memory)

Conceptually: large array of bytes






Registers

Registers


- Small amount of storage on the CPU
- Much faster than RAM
- Top of the storage hierarchy
 - Above RAM, disk, ...





Registers (x86-64 architecture)


General purpose registers:





Registers (x86-64 architecture)

General purpose registers (cont.):




RSP is unique; see upcoming slide



Registers (x86-64 architecture)

General purpose registers (cont.):





Registers summary

16 general-purpose 64-bit pointer/long-integer registers, many with stupid names:

rax, rbx, rcx, rdx, rsi, rdi, **rbp**, **rsp**, r8, r9, r10, r11, r12, r13, r14, r15

sometimes used as
a “frame pointer”
or “base pointer”

“stack pointer”

If you’re operating on 32-bit “int” data, use these stupid names instead:

eax, ebx, ecx, edx, esi, edi, ebp, **rsp**, r8d, r9d, r10d, r11d, r12d, r13d, r14d, r15d


it doesn’t really make sense to put
32-bit ints in the stack pointer



RSP Register

RSP (Stack Pointer) register

- Contains address of top (low address) of current function's stack frame



Allows use of the STACK section of memory

(See Assembly Language: Function Calls lecture)



EFLAGS Register

Special-purpose register...

EFLAGS (Flags) register

- Contains **CC (Condition Code) bits**
- Affected by compare (**cmp**) instruction
 - And many others
- Used by conditional jump instructions
 - **je, jne, jl, jg, jle, jge, jb, jbe, ja, jae, jb**

(See **Assembly Language: Part 2** lecture)




RIP Register

Special-purpose register...

RIP (Instruction Pointer) register

- Stores the location of the next instruction
 - Address (in TEXT section) of machine-language instructions to be executed next
- Value changed:
 - Automatically to implement sequential control flow
 - By jump instructions to implement selection, repetition





Registers summary

16 general-purpose 64-bit pointer/long-integer registers, many with stupid names:

rax, rbx, rcx, rdx, rsi, rdi, **rbp**, **rsp**, r8, r9, r10, r11, r12, r13, r14, r15

sometimes used as
a “frame pointer”
or “base pointer”

“stack pointer”

If you’re operating on 32-bit “int” data, use these stupid names instead:

eax, ebx, ecx, edx, esi, edi, **ebp**, **rsp**, r8d, r9d, r10d, r11d, r12d, r13d, r14d, r15d

it doesn’t really make sense to put
32-bit ints in the stack pointer

2 special-purpose registers:

eflags

rip

“condition codes”

“program counter”



Registers and RAM

Typical pattern:

- **Load** data from RAM to registers
- **Manipulate** data in registers
- **Store** data from registers to RAM



Many instructions combine steps



ALU

ALU (Arithmetic Logic Unit)

- Performs arithmetic and logic operations






Control Unit

Control Unit

- Fetches and decodes each machine-language instruction
- Sends proper data to ALU






CPU

CPU (Central Processing Unit)

- Control unit
 - Fetch, decode, and execute
- ALU
 - Execute low-level operations
- Registers
 - High-speed temporary storage





Agenda

Language Levels

Architecture

Assembly Language: Performing Arithmetic

Assembly Language: Control-flow instructions



Instruction Format

Many instructions have this format:

```
name{b,w,l,q} src, dest
```

- **name**: name of the instruction (**mov**, **add**, **sub**, **and**, etc.)
- **byte** ⇒ operands are one-byte entities
- **word** ⇒ operands are two-byte entities
- **long** ⇒ operands are four-byte entities
- **quad** ⇒ operands are eight-byte entities



Instruction Format

Many instructions have this format:

```
name{b,w,l,q} src, dest
```

- **src: source operand**
 - The source of data
 - Can be
 - **Register operand:** %rax, %ebx, etc.
 - **Memory operand:** 5 (legal but silly), someLabel
 - **Immediate operand:** \$5, \$someLabel



Instruction Format

Many instructions have this format:

```
name{b,w,l,q} src, dest
```

- **dest: destination operand**
 - The destination of data
 - Can be
 - **Register operand:** %rax, %ebx, etc.
 - **Memory operand:** 5 (legal but silly), someLabel
 - Cannot be
 - **Immediate operand**




Performing Arithmetic: Long Data

```
static int length;  
static int width;  
static int perim;  
  
...  
  
perim =  
    (length + width) * 2;
```

Note:

movl instruction
addl instruction
sall instruction
Register operand
Immediate operand
Memory operand
.section instruction
(to announce TEXT section)

```
.section ".bss"  
length: .skip 4  
width: .skip 4  
perim: .skip 4  
  
...  
.section ".text"  
  
...  
  
    movl length, %eax  
    addl width, %eax  
    sall $1, %eax  
    movl %eax, perim
```





Performing Arithmetic: Byte Data

```
static char grade = 'B';  
...  
grade--;
```



Note:

Comment

movb instruction

subb instruction

decb instruction

What would happen if
we use **movl** instead
of **movb**?

```
.section ".data"  
grade: .byte 'B'  
.byte 'A'  
.byte 'D'  
.byte 0  
...  
.section ".text"  
...  
# Option 1  
movb grade, %al  
subb $1, %al  
movb %al, grade  
...  
# Option 2  
subb $1, grade  
...  
# Option 3  
decb grade
```



Operands

Immediate operands

- $\$5 \Rightarrow$ use the number 5 (i.e. the number that is available immediately within the instruction)
- $\$i \Rightarrow$ use the address denoted by i (i.e. the address that is available immediately within the instruction)
- Can be source operand; cannot be destination operand

Register operands

- $\%rax \Rightarrow$ read from (or write to) register RAX
- Can be source or destination operand

Memory operands

- $5 \Rightarrow$ load from (or store to) memory at address 5 (silly; seg fault*)
- $i \Rightarrow$ load from (or store to) memory at the address denoted by i
- Can be source or destination operand (**but not both**)
- There's more to memory operands; see next lecture



Notation

Instruction notation:

- q \Rightarrow quad (8 bytes); l \Rightarrow long (4 bytes);
w \Rightarrow word (2 bytes); b \Rightarrow byte (1 byte)

Operand notation:

- src \Rightarrow source; dest \Rightarrow destination
- R \Rightarrow register; I \Rightarrow immediate; M \Rightarrow memory



Generalization: Data Transfer

Data transfer instructions

<code>mov{q,l,w,b} srcIRM, destRM</code>	<code>dest = src</code>
<code>movsb{q,l,w} srcRM, destR</code>	<code>dest = src (sign extend)</code>
<code>movsw{q,l} srcRM, destR</code>	<code>dest = src (sign extend)</code>
<code>movslq srcRM, destR</code>	<code>dest = src (sign extend)</code>
<code>movzb{q,l,w} srcRM, destR</code>	<code>dest = src (zero fill)</code>
<code>movzw{q,l} srcRM, destR</code>	<code>dest = src (zero fill)</code>
<code>movzlq srcRM, destR</code>	<code>dest = src (zero fill)</code>
<code>cqto</code>	<code>reg[RDX:RAX] = reg[RAX] (sign extend)</code>
<code>cltd</code>	<code>reg[EDX:EAX] = reg[EAX] (sign extend)</code>
<code>cwtl</code>	<code>reg[EAX] = reg[AX] (sign extend)</code>
<code>cbtw</code>	<code>reg[AX] = reg[AL] (sign extend)</code>

`mov` is used often; others less so



Generalization: Arithmetic

Arithmetic instructions

```
add{q,l,w,b} srcIRM, destRM    dest += src
sub{q,l,w,b} srcIRM, destRM    dest -= src
inc{q,l,w,b} destRM           dest++
dec{q,l,w,b} destRM           dest--
neg{q,l,w,b} destRM           dest = -dest
```

Q: Is this adding signed numbers or unsigned?

A: Yes! [remember properties of 2's complement]

signed 2's complement

$$\begin{array}{r} 3 \\ + -4 \\ \hline -- \\ -1 \end{array} \quad \begin{array}{r} 0011_B \\ + 1100_B \\ \hline ----- \\ 1111_B \end{array}$$

unsigned

$$\begin{array}{r} 3 \\ + 12 \\ \hline -- \\ 15 \end{array} \quad \begin{array}{r} 0011_B \\ + 1100_B \\ \hline ----- \\ 1111_B \end{array}$$



Generalization: Bit Manipulation

Bitwise instructions

<code>and{q,l,w,b} srcIRM, destRM</code>	<code>dest = src & dest</code>
<code>or{q,l,w,b} srcIRM, destRM</code>	<code>dest = src dest</code>
<code>xor{q,l,w,b} srcIRM, destRM</code>	<code>dest = src ^ dest</code>
<code>not{q,l,w,b} destRM</code>	<code>dest = ~dest</code>
<code>sal{q,l,w,b} srcIR, destRM</code>	<code>dest = dest << src</code>
<code>sar{q,l,w,b} srcIR, destRM</code>	<code>dest = dest >> src (sign extend)</code>
<code>shl{q,l,w,b} srcIR, destRM</code>	<code>(Same as sal)</code>
<code>shr{q,l,w,b} srcIR, destRM</code>	<code>dest = dest >> src (zero fill)</code>

signed (arithmetic right shift)

$$\begin{array}{rcl} 44 / 2^2 & & \boxed{000101100}_B \\ & = 11 & \boxed{000001011}_B \\ \\ -44 / 2^2 & & \boxed{111010100}_B \\ & = -11 & \boxed{111110101}_B \end{array}$$

copies of sign bit

unsigned (logical right shift)

$$\begin{array}{rcl} 44 / 2^2 & & \boxed{000101100}_B \\ & = 11 & \boxed{000001011}_B \\ \\ 468 / 2^2 & & \boxed{111010100}_B \\ & = 117 & \boxed{001110101}_B \end{array}$$

zeros



Multiplication & Division

Signed

```
imulq srcRM    reg[RDX:RAX] = reg[RAX]*src  
imull srcRM    reg[EDX:EAX] = reg[EAX]*src  
imulw srcRM    reg[DX:AX] = reg[AX]*src  
imulb srcRM    reg[AX] = reg[AL]*src  
idivq srcRM    reg[RAX] = reg[RDX:RAX]/src  
                reg[RDX] = reg[RDX:RAX]%src  
idivl srcRM    reg[EAX] = reg[EDX:EAX]/src  
                reg[EDX] = reg[EDX:EAX]%src  
idivw srcRM    reg[AX] = reg[DX:AX]/src  
                reg[DX] = reg[DX:AX]%src  
idivb srcRM    reg[AL] = reg[AX]/src  
                reg[AH] = reg[AX]%src
```

Unsigned

```
mulq srcRM    reg[RDX:RAX] = reg[RAX]*src  
mull srcRM    reg[EDX:EAX] = reg[EAX]*src  
mulw srcRM    reg[DX:AX] = reg[AX]*src  
mulb srcRM    reg[AX] = reg[AL]*src  
divq srcRM    reg[RAX] = reg[RDX:RAX]/src  
                reg[RDX] = reg[RDX:RAX]%src  
divl srcRM    reg[EAX] = reg[EDX:EAX]/src  
                reg[EDX] = reg[EDX:EAX]%src  
divw srcRM    reg[AX] = reg[DX:AX]/src  
                reg[DX] = reg[DX:AX]%src  
divb srcRM    reg[AL] = reg[AX]/src  
                reg[AH] = reg[AX]%src
```


See Bryant & O'Hallaron book for description of signed vs. unsigned multiplication and division



Translation: C to x86-64

count \leftrightarrow r10d
n \leftrightarrow r11d

```
count = 0;  
while (n>1)  
{   count++;  
    if (n&1)  
        n = n*3+1;  
    else  
        n = n/2;  
}
```



```
movl $0, %r10d  
loop:  
    cmpl $1, %r11d  
    jle endloop  
    addl $1, %r10d  
    movl %r11d, %eax  
    andl $1, %eax  
    je else  
    movl %r11d, %eax  
    addl %eax, %r11d  
    addl %eax, %r11d  
    addl $1, %r11d  
else:  
    jmp endif  
    sarl $1, %r11d  
endif:  
    jmp loop  
endloop:
```



Agenda

Language Levels

Architecture

Assembly Language: Performing Arithmetic

Assembly Language: Control-flow instructions



Control Flow with Signed Integers

Comparing (signed or unsigned) integers

`cmp{q,l,w,b} srcRM, destRM`

Compare dest with src

- Sets condition-code bits in the EFLAGS register
- Beware: operands are in counterintuitive order
- Beware: many other instructions set condition-code bits
 - Conditional jump should **immediately** follow `cmp`



Control Flow with Signed Integers

Unconditional jump

```
jmp x      Jump to address x
```

Conditional jumps after comparing signed integers

je x	Jump to x if equal
jne x	Jump to x if not equal
jl x	Jump to x if less
jle x	Jump to x if less or equal
jg x	Jump to x if greater
jge x	Jump to x if greater or equal

- Examine condition-code bits in EFLAGS register



Assembly lang.

```
        movl    $0, %r10d
loop:   cmpl    $1, %r11d
        jle     endloop
        addl    $1, %r10d
        movl    %r11d, %eax
        andl    $1, %eax
        je      else
        movl    %r11d, %eax
        addl    %eax, %r11d
        addl    %eax, %r11d
        addl    $1, %r11d
else:   jmp     endif
        sarl    $1, %r11d
endif:  jmp     loop
endloop:
```

Machine lang.

address:	contents (in hex)
1000:	41ba00000000
1006:	4183fb01
100a:	7e25
	25 = 2f–0a (hex)
100c:	4183c201
1010:	4489d8
1013:	8324250000000001
101b:	740f
101d:	4489d8
1020:	4101c3
1023:	4101c3
1026:	4183c301
102a:	eb03
102c:	41d1fb
102f:	83c301
1031:	



Label stands for an address

```
        movl    $0, %r10d  
  
loop:  
        cmpl    $1, %r11d  
        jle     endloop  
  
        addl    $1, %r10d  
        movl    %r11d, %eax  
        andl    $1, %eax  
        je      else  
  
        movl    %r11d, %eax  
        addl    %eax, %r11d  
        addl    %eax, %r11d  
        addl    $1, %r11d  
  
else:  
        jmp     endif  
  
        sarl    $1, %r11d  
  
endif:  
        jmp     loop  
  
endloop:
```

address:	contents (in hex)
1000:	41ba00000000
1006:	4183fb01
100a:	7e25
100c:	25 = 31–0c (hex) 4183c201
1010:	4489d8
1013:	8324250000000001
101b:	740f
101d:	4489d8
1020:	4101c3
1023:	4101c3
1026:	4183c301
102a:	eb03
102c:	41d1fb
102f:	83c301
1031:	



Translation: C to x86-64

```
count = 0;  
while (n>1)  
{   count++;  
    if (n&1)  
        n = n*3+1;  
    else  
        n = n/2;  
}
```

```
loop:  
    movl $0, %r10d  
    cmpl $1, %r11d  
    jle endloop  
    addl $1, %r10d  
    movl %r11d, %eax  
    andl $1, %eax  
    je else  
    movl %r11d, %eax  
    addl %eax, %r11d  
    addl %eax, %r11d  
    addl $1, %r11d  
    jmp endif  
else:  
    sarl $1, %r11d  
endif:  
    jmp loop  
endloop:
```



Summary

Language levels

The basics of computer architecture

- Enough to understand x86-64 assembly language

The basics of x86-64 assembly language

- Registers
- Arithmetic
- Control flow

To learn more

- Study more assembly language examples
 - Chapter 3 of Bryant and O' Hallaron book
- Study compiler-generated assembly language code
 - `gcc217 -S somefile.c`