

Topic 22: Multi-Processor Parallelism

COS / ELE 375

Computer Architecture and Organization


Princeton University
Fall 2015

Prof. David August

1

Review: Parallelism

Independent units of work can execute concurrently if sufficient resources exist



2

Review: Where to Find Parallelism?

Parallelism can be found/exists at different granularities

- Instruction Level
 - Ex: add instruction executes with multiply instruction
 - Compiler and hardware good at finding this
- Thread Level
 - Ex: screen redraw function executes with recalculate in spreadsheet
 - Programmers OK at finding this
- Process Level
 - Ex: Simulation job runs on same machines as spreadsheet
 - Users good at creating this

3

Thread Level Parallelism

Programmer generally makes TLP explicit

Compilers can extract threads in regular programs

```
for (i = 0; i < 200; i++)  
    for(j = 1; j < 20000; j++)  
        val[i,j] = val[i,j-1] + 1;
```

```
forall(i = 0; i < 200; i++)  
    for(j = 1; j < 20000; j++)  
        val[i,j] = val[i,j-1] + 1;
```

4

Thread Level Parallelism

Synchronization

- Unlike in ILP, flow of data/dependences must be explicit

```
while(ptr = ptr->next)
    sum += ptr->val;
```

```
while(ptr = ptr->next)
    produce(ptr);
produce(NULL);
```


```
while(ptr = consume(ptr))
    sum += ptr->val;
```

Communication and Synchronization... (order and flow)

5

Multiple Processor Organization

Message Passing/Private Memory




- Threads communicate directly (send, receive)
- Scales relatively well
- No memory coherence problem (for the hardware at least)

6

Multiple Processor Organization

May exist on single chip



7

Thread Level Parallelism


Programmer generally makes TLP explicit
Compilers can extract threads in regular programs

```
for (i = 0; i < 200; i++)
    for(j = 1; j < 20000; j++)
        val[i,j] = val[i,j-1] + 1;
```

```
forall(i = 0; i < 200; i++)
    for(j = 1; j < 20000; j++)
        val[i,j] = val[i,j-1] + 1;
```


8

Multiple Processor Organizations Shared Memory/Shared Bus




9

Multiple Processor Organizations May be on single chip!



10


Multiple Processor Organizations Shared Bus



Synchronization and Communication through memory
The cache coherency problem

11

Multiple Processor Organizations Shared Bus




P1: $M[A] = 5$
 P2: $M[A] = 7$
 P1: $r1 = M[A]$;; value?
 PN: $r1 = M[A]$;; value?

12

Cache Coherency

"Solution"



P1: $M[A] = 5$

P2: $M[A] = 7$


P1: $r1 = M[A]$;; value?

PN: $r1 = M[A]$;; value?

13

Cache Coherency

Solution: Snoopy Bus



14

Snooping Protocols

- Variety of protocols minimize traffic for different situations
- Generally many states including:
invalid, dirty read/write, clean/read-only

Reads: just work


Writes:

- Write-Invalidate - other caches with address invalidate line (block) - only first write generates traffic
- Write-Update - other caches with address update the values in the line (block) - like write through

15


Sample Protocol

Signals From Processor



16


Sample Protocol Signals From Bus



Other protocols are MESIer

17

Synchronization/Semaphores




18

Multiple Processor Organizations Simultaneous Multithreading (“Hyperthreading”)

- Multiple threads in single core
- Helps when single thread ILP is low

Like ILP processor, but

- Multiple PCs, one per thread
- Instructions are tagged with thread ID
- Architectural register file per thread
- Threads share execution resources
- Cross thread synchronization and communication through memory/cache



19

CFGs, PCs, and Cross-Iteration Deps

1. $r1 = 10$

1. $r1 = r1 + 1$

2. $r2 = \text{MEM}[r1]$

3. $r2 = r2 + 1$

4. $\text{MEM}[r1] = r2$

5. Branch $r1 < 1000$

No register live outs

20

Loop-Level Parallelization: DOALL

1. r1 = 10	1. r1 = 9	1. r1 = 10
1. r1 = r1 + 1	1. r1 = r1 + 2	1. r1 = r1 + 2
2. r2 = MEM[r1]	2. r2 = MEM[r1]	2. r2 = MEM[r1]
3. r2 = r2 + 1	3. r2 = r2 + 1	3. r2 = r2 + 1
4. MEM[r1] = r2	4. MEM[r1] = r2	4. MEM[r1] = r2
5. Branch r1 < 1000	5. Branch r1 < 999	5. Branch r1 < 1000

No register live outs

21

Another Example

1. r1 = 10
1. r1 = r1 + 1
2. r2 = MEM[r1]
3. r2 = r2 + 1
4. MEM[r1] = r2
5. Branch r2 == 10

No register live outs

22

Another Example

1. r1 = 10	1. r1 = 9	1. r1 = 10
1. r1 = r1 + 1	1. r1 = r1 + 2	1. r1 = r1 + 2
2. r2 = MEM[r1]	2. r2 = MEM[r1]	2. r2 = MEM[r1]
3. r2 = r2 + 1	3. r2 = r2 + 1	3. r2 = r2 + 1
4. MEM[r1] = r2	4. MEM[r1] = r2	4. MEM[r1] = r2
5. Branch r2 == 10	5. Branch r2 == 10	5. Branch r2 == 10

No register live outs

23

Speculation

1. r1 = 9	1. r1 = 10
1. r1 = r1 + 2	1. r1 = r1 + 2
2. r2 = MEM[r1]	2. r2 = MEM[r1]
3. r2 = r2 + 1	3. r2 = r2 + 1
4. MEM[r1] = r2	4. MEM[r1] = r2
5. Branch r2 == 10	5. Branch r2 == 10

No register live outs

24

Speculation, Commit, and Recovery

1. r1 = 9

1. r1 = r1 + 2
2. r2 = MEM[r1]
3. r2 = r2 + 1
4. Send{1} r2
5. Jump

1. r2 = Receive{1}
2. Branch r2 != 10
3. MEM[r1] = r2
4. r2 = Receive{2}
5. Branch r2 != 10
6. MEM[r1] = r2
7. Jump

1. r1 = 10

1. r1 = r1 + 2
2. r2 = MEM[r1]
3. r2 = r2 + 1
4. MEM[r1] = r2
5. Jump

No register live outs

1. Kill and Continue

25

Difficult Dependences

1. r1 = Head

1. r1 = MEM[r1]
2. Branch r1 == 0
3. r2 = MEM[r1 + 4]
4. r3 = Work (r2)
5. Print (r3)
6. Jump

No register live outs

26

DOACROSS

1. r1 = Head

1. r1 = MEM[r1]
2. Branch r1 == 0
3. r2 = MEM[r1 + 4]
4. r3 = Work (r2)
5. Print (r3)
6. Jump

No register live outs

27

PS-DSWP


1. r1 = Head

1. r1 = MEM[r1]
2. Branch r1 == 0
3. r2 = MEM[r1 + 4]
4. r3 = Work (r2)
5. Print (r3)
6. Jump


No register live outs

28

Parallel Library Calls




Realizable parallelism




Credit: Jack Dongarra


"Compiler Advances Double Computing Power Every 18 Years!"
– Proebsting's Law



P6 SUPERSCALAR ARCHITECTURE




Spec-PS-DSWP




Example

```
A: while (node) {
B:   node = node->next;
C:   res = work(node);
D:   write(res);
}
```

Program Dependence Graph



---> Control Dependence
--> Data Dependence




Spec-DOALL


Example

```
A: while (node) {
B:   node = node->next;
C:   res = work(node);
D:   write(res);
}
```

Program Dependence Graph



--- Control Dependence
— Data Dependence




Spec-DOALL


Example

```
A: while (node) {
B:   node = node->next;
C:   res = work(node);
D:   write(res);
}
```

Program Dependence Graph



--- Control Dependence
— Data Dependence



Spec-DOALL


Example

```
A: while (node) {
B:   node = node->next;
C:   res = work(node);
D:   write(res);
}
```


Program Dependence Graph



Slowdown




--- Control Dependence
— Data Dependence




Spec-DOACROSS

Throughput: 1 iter/cycle




Spec-DSWP

Throughput: 1 iter/cycle



Comparison: Spec-DOACROSS and Spec-DSWP


Comm.Latency = 1: 1 iter/cycle Comm.Latency = 1: 1 iter/cycle
 Comm.Latency = 2: **0.5 iter/cycle** Comm.Latency = 2: **1 iter/cycle**



Spec-DOACROSS vs. Spec-DSWP



[MICRO 2010]

Geomean of 11 benchmarks on the same cluster



Performance relative to Best Sequential

128 Cores in 32 Nodes with Intel Xeon Processors [MICRO 2010]



~~"Compiler Advances Double Computing Power Every 18 Years!"~~
~~– Moore's Law~~

