

## Topic 10: Pipelining

COS / ELE 375

Computer Architecture and Organization

Princeton University  
Fall 2015

Prof. David August

1

### Pipelining is Natural: Assembly Line!


Laundry Example

- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes
- Dryer takes 30 minutes
- “Folder” takes 30 minutes
- “Stasher” takes 30 minutes to put clothes into drawers




2

### Sequential Laundry



3


## Pipelined Laundry: Start work ASAP



- Pipelined laundry takes 3.5 hours for 4 loads!

4


## Slow Dryers



5.5 Hours. What is going on here?

5

## Pipelining Lessons





6

1. Instruction Fetch
2. Instruction Decode and Register Fetch
3. Execution, Memory Address Computation, or Branch Completion
4. Memory Access or R-type instruction completion
5. Write-Back Step




## Pipelining in MIPS






## Basic Idea




## Slicing of Datapath

Rectangles are pipeline registers




## Slicing of Datapath

Anything wrong in this picture?






## Unicycle Implementation Detail



- One operation must complete before next can begin
- Operations spaced 33ns apart


19

## 3 Stage Pipeline Implementation Detail



20


## Limitation 1: Nonuniform Pipelining



- Throughput limited by slowest stage  
Delay determined by clock period \* number of stages
- Must attempt to balance stages

21

## Limitation 2: Deep Pipelines



- Diminishing returns as we add more pipeline stages
- Register delays become limiting factor
  - Increased latency
  - Small throughput gains

Unfortunately, there are other complications...

22



## Pipeline Hazards

Next instruction cannot immediately follow previous instruction in the presence of a [hazard](#).

Three types: Structural, Control, Data

### Structural Hazards

- Resource oversubscription
- Suppose we had only one memory
- In laundry, think of a washer/dryer combo unit




## Pipeline Hazards

### Control Hazards

- What is the next instruction?
- Branch instructions take time to compute this.

#### Solution 1: Stall




## Pipeline Hazards

### Control Hazards

- What is the next instruction?
- Branch instructions take time to compute this.

#### Solution 2: Predict the Branch Target




## Pipeline Hazards

### Control Hazards

- What is the next instruction?
- Branch instructions take time to compute this.

#### Solution 2: (Mis)Predict the Branch Target




## Pipeline Hazards

### Control Hazards

- What is the next instruction?
- Branch instructions take time to compute this.

#### Solution 3: Delayed Decision (Used in MIPS)




More about Branch Prediction/Delayed Branching Later...

## Pipeline Hazards

### Data Hazards

Value from prior instruction is needed before write back

#### Typical Instruction (new representation):




## Pipeline Hazards

### Data Hazards

Value from prior instruction is needed before write back

#### Data Hazard:

#### **Solution: Bypassing**




## Pipeline Hazards

### Data Hazards

Value from prior instruction is needed before write back

Load-Use Data Hazard:    **Options: Delayed Load or Bubble**



## Summary and Real Stuff

### Summary


- Pipelining is a fundamental concept in computers/nature
  - Multiple instructions in flight
  - Limited by length of longest stage, Latency vs. Throughput
- Hazards gum up the works

### Real Stuff

- MIPS I instruction set architecture made pipeline visible (delayed branch, delayed load)
- More performance from deeper pipelines, parallelism to a point
- Pentium 4 has 22 pipe stages!



## Review: Pipelined Datapath




**Note that all R-Type Instructions have a NULL stage!**

## Review: Pipeline Hazards

### Structural Hazards

Resource oversubscription:




## Review: Pipeline Hazards

### Control Hazards

- What is the next instruction?
- Branch instructions take time to compute this.

Stall, Predict, or Delay:




**Pipeline Stall - only 1 cycle/stage delay...**

## Review: Pipeline Hazards

### Control Hazards

- What is the next instruction?
- Branch instructions take time to compute this.

#### Delayed Decision (Used in MIPS):




More about Branch Prediction/Delayed Branching Later...

## Review: Pipeline Hazards

### Data Hazards

Value from prior instruction is needed before write back

#### Data Hazard:




## Review: Pipeline Hazards

### Data Hazards


Value from prior instruction is needed before write back

#### Load-Use Data Hazard: Options: Delayed Load or Bubble






- 42




## Pipeline Control

- Signal values same as unicycle case!
- Timing is different...
- Simplest method: Extend pipe registers




43

## Pipeline Control




44

## What About Data Hazards?




45

## What About Data Hazards?



46


## Forwarding Unit



How does the Forwarding Unit know when to forward?

47

## Forwarding Unit



### EX Hazard:

EX/MEM.RegWrite AND EX/MEM.RegisterRd != 0 AND EX/MEM.RegisterRd == ID/EX.RegisterReadRs(Rt)


MEM Hazard very similar, but prefer MEM over WB value

48




## What About Load-Use Stall?

- Forwarding can't save the day
- Need to introduce stall in hardware or compiler




49

## What About Load-Use Stall?



50


## Hazard Detection Unit



How does the Hazard Detection Unit know when to forward?

51


## Hazard Detection Unit



ID/EX.MemRead AND  
 (ID/EX.RegisterRt == IF/ID.RegisterRs OR ID/  
 EX.RegisterRt == IF/ID.RegisterRt)

52

## What About Control Hazards? (Predict Not-Taken Machine)



We are OK, as long as we squash. Can we reduce delay?

53


## Reduce Branch Delay

1. Move branch address calculation to decode stage  
 (from MEM stage)
2. Move branch decision up (Harder)
  - Bitwise-XOR, test for zero
  - Only need Equality testing
  - Much faster: No carry

Everything is done in decode stage!!


54

## What About Control Hazards?



55

## What About Control Hazards?




56



Don't Forget  
EPC and  
Cause!!!




## Pipeline Exception Handling



61

## Look at this mess!!!



62

## Precise vs. Imprecise Exceptions

### Precise Exceptions

- EPC has value of **excepting instruction PC**
- Easy for OS to handle
- We have been looking at precise exception machine

### Imprecise Exceptions

- Reduce pipeline complexity by putting **current PC** or other approximation into EPC
- OS figures it out

63

## Summary

---

- Pipelining is a fundamental concept in computers/nature
  - Multiple instructions in flight
  - Limited by length of longest stage, Latency vs. Throughput
- Hazards gum up the works
- Pipeline Control can be messy!