Lecture 8: Control

COS / ELE 375

Computer Architecture and Organization

Princeton University Fall 2015

Prof. David August

Datapath and Control

Datapath

The collection of state elements, computation elements, and interconnections that together provide a conduit for the flow and transformation of data in the processor during execution. - DIA

<u>Control</u>

2

The component of the processor that commands the datapath, memory, and I/O devices according to the instructions of the program. - P&H

A Real MIPS Datapath



Datapath with Control



Datapath with Control

The Control Unit

- Memory reference: lw, sw
- Arithmetic/logical: add, sub, and, or, slt
- Control flow: beq, j (see book)





The Control Unit



Control Signals

<u>PCSrc</u>

- True: PC = SignExt(Imm₁₆) << 2 + PC + 4
- False: PC = PC + 4
- PCSrc = Branch & Zero
 - (Branch from Control, Zero from ALU)



М

Control Signals

RegDst • True: WriteReg = Inst[15-11] • False: WriteReg = Inst[20-16] • function [15-11] • function

Control Signals

<u>ALUSrc</u>

- True: SignExt(Imm₁₆)
- False: RegisterData2





Control Signals

ALUControl

- Values: And, Or, Add, Sub
- Uses Funct Field



ALUControl	Function
000	AND
001	OR
010	add
110	subtract
111	set on less than



ALUControl

	Operation	Funct field				JOp	ALU		
		F0	F1	F2	F3	F4	F5	ALUOp0	ALUOp1
lw/sw	010	Х	Х	Х	Х	Х	Х	0	0
beq	110	Х	Х	Х	Х	Х	Х	1	Х
ן י	010	0	0	0	0	Х	Х	Х	1
	110	0	1	0	0	Х	Х	Х	1
} R-Type	000	0	0	1	0	Х	Х	Х	1
	001	1	0	1	0	Х	Х	Х	1
]]	111	0	1	0	1	Х	Х	Х	1

ALUControl	Function
000	AND
001	OR
010	add
110	subtract
111	set on less than

ALU control block

ALUOp

F3

F2

F1 F0

F (5-0)

ALUOpO ALUOp1

Control Signals

MemtoReg

- True: RegisterWriteData = MemReadData
- False: RegisterWriteData = ALUResult







Control Signals

MemRead MemWrite RegWrite



Operation

The Control Unit



Control Design: Inputs

Control	Design:	Outputs
---------	---------	----------------

Opcode	op5	op4	op3	op2	op1	op0	Value
R-Format	0	0	0	0	0	0	010
lw	1	0	0	0	1	1	35 ₁₀
SW	1	0	1	0	1	1	43 ₁₀
beq	0	0	0	1	0	0	4 ₁₀

Where were these values chosen?



Signal	R-Format	lw	SW	beq	
RegDst					
ALUSrc					RegDst Branch
MemtoReg					MemRead
RegWrite					Control ALUOp
MemRead					MemWrite
MemWrite					ALUSIC RegWrite
Branch					
ALUOp1					
ALUOp2					

You fill it out with: 0, 1, X (don' t care) - check with book

Datapath with Control



Combinational Implementation





Single Cycle Implementation



- All of the logic is combinational
- We wait for everything to settle down
 - ALU might not produce "right answer" right away
 - Use write signals along with clock to determine when to write
- Cycle time determined by length of the longest path

Single Cycle Implementation



Calculate cycle time assuming negligible delays except: memory (2ns), ALU/adders (2ns), register file access (1ns)

Single Cycle Implementation



Load Word is longest running instruction (prove to yourself by computing time for sw, br, R-type) memory (2ns), ALU/adders (2ns), register file access (1ns) 2ns + 1ns + 2ns + 2ns + 1ns = 8ns

Magic Moment!

At this point, you should be able to design a computer!

- 1. Analyze instruction set for datapath requirements
- 2. Select set of datapath components
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control signals
- 5. Assemble the control logic
- 6. Set clock rate

Calculate cycle time assuming negligible delays except: memory (2ns), ALU/adders (2ns), register file access (1ns)



What's Wrong with Single Cycle?

memory (2ns), ALU/adders	(2ns),	register	file access	(1ns)
--------------------------	--------	----------	-------------	-------

Inst.	Inst. Mem	Reg. Read	ALU	Data Mem	Reg. Write	Total
ALU	2	1	2		1	6
lw	2	1	2	2	1	8
SW	2	1	2	2		7
br	2	1	2			5

What's Wrong with Single Cycle?

Arithmetic	& Logical					
PC	Inst Memory	Reg File	mux	ALU	mux setup	
Load						
PC	Inst Memory	Reg File	mux	ALU	Data Mem	muxsetup
		—— Critical F	Path			
Store					21	
PC	Inst Memory	Reg File	mux	ALU	Data Mem	
Branch						
PC	Inst Memory	Reg File	cm	p mux		

- Long Cycle Time
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory (cannot always get the job done in fixed amount of time)

How Bad?

- Assume: 100 instructions executed
 - 25% of instructions are loads (8ns),
 - 10% of instructions are stores (7ns),
 - 45% of instructions are adds (6ns), and
 - 20% of instructions are branches (5ns).
- Single-cycle execution:

100 * 8ns = 800 ns

• Optimal execution:

25*8ns + 10*7ns + 45*6ns + 20*5ns = 640 ns

Speedup = 800/640 = 1.25

Other Problems

- Instruction and Data Memory are the same
- Some units hold value long after job is complete
 - Could reuse ALU for example
 - Underutilized resources (wasteful of area/power)



Other Problems

What about floating point or other VERY LONG instructions?





Multicycle Approach

- Break up the instructions into steps, one per cycle
 - balance the amount of work to be done
 - restrict each cycle to use only one major functional unit
- At the end of a cycle
 - store values for use in later cycles (easiest thing to do)
 - introduce additional "internal" registers to hold values between cycles



Architectural vs. Microarchitectural State? Register File?

Multicycle Control More Mux Magic



Multicycle Control

- Reuse datapath components
 - ALU used to compute address and to increment PC
 - Memory used for instruction and data
- Control signals not determined solely by instruction
 - What should the ALU do for a "subtract" instruction?

37



- Set of states
- Next state function (determined by current state and the input)
- Output function (determined by current state and possibly input)



- We'll use a Moore machine (output based only on current state)
- To derive FSM, need steps of the instruction!



Five Execution Steps

- 1. Instruction Fetch
- 2. Instruction Decode and Register Fetch
- 3. Execution, Memory Address Computation, or Branch Completion
- 4. Memory Access or R-type instruction completion
- 5. Write-Back Step

INSTRUCTIONS TAKE FROM 3 - 5 STEPS/CYCLES!

Step 1: Instruction Fetch

- Use PC to get instruction and put it in the Instruction Register.
- Increment the PC by 4 and put result back in the PC.
- Can be described succinctly using RTL "Register-Transfer Language"

```
IR = Memory[PC];
PC = PC + 4;
```

Can we figure out the values of the control signals? ALU? IR?

```
What is the advantage of updating the PC now?
```

Step 1: Instruction Fetch



PC = PC + 4;

Step 2:

Instruction Decode & Register Fetch

- Read registers rs and rt in case we need them
- Compute the branch address in case the instruction is a branch
- RTL:

```
A = Reg[IR[25-21]];
B = Reg[IR[20-16]];
ALUOut = PC + (SgnExt(IR[15-0]) << 2);</pre>
```

Note: Again, no control lines based on the instruction type (busy "decoding" it in control logic)

Reg? ALU? What if not branch instruction?





A = Reg[IR[25-21]]; B = Reg[IR[20-16]]; ALUOut = PC + (SgnExt(IR[15-0]) << 2);

Step 3: (Instruction Dependent)

ALU performs a function based on instruction type:

• Memory Reference:

ALUOut = A + sign-extend(IR[15-0]);

• R-type:

ALUOut = A op B;

• Branch:

if (A==B) PC = ALUOut;

ALU Utilization rate to step 3?

• Loads and stores access memory

MDR = Memory[ALUOut]; or Memory[ALUOut] = B;

• R-type instructions finish

Reg[IR[15-11]] = ALUOut;

Writes takes place at the end of the cycle on the edge

Step 5: Write-Back

Reg[IR[20-16]] = MDR;

What about all the other instructions?

Summary Of Steps

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps	
Instruction fetch	IR = Memory[PC] PC = PC + 4				
Instruction decode/register fetch	A = Reg [[R[25-21]] B = Reg [[R[20-16]] ALUOut = PC + (sign-extend ([R[15-0]) << 2)				
Execution, address computation, branch/ jump completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A ==B) then PC = ALUOut	PC = PC [31-28] II (IR[25-0]<<2)	
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B			
Memory read completion		Load: Reg[IR[20-16]] = MDR			

Implementing the Control

- Values of control signals are dependent upon:
 - 1. instruction is being executed
 - 2. step is being performed
- Using steps, specify a finite state machine
 - specify the finite state machine graphically, or
 - use "microprogramming" (more on this next time)
- Implementation can be derived from specification





Performance Evaluation

- What is the average CPI?
 - state diagram gives CPI for each instruction type
 - workload gives frequency of each type

Туре	CPI _i for type	Frequency	CPI _i x freqI _i	
Arith/Logic	4	40%	1.6	
Load	5	30%	1.5	
Store	4	10%	0.4	
branch	3	20%	0.6	
	Average CPI:4.1			

Single/Multi-Cycle Summary

CPIItime -	Instructions	$\mathbf{x} = \frac{Cycles}{2} \mathbf{x}$	Seconds
CPU time	Program	$^{\Lambda}\overline{Instruction}^{\Lambda}$	Cycle

Single Cycle Datapath:	Multiple Cycle Datapath:
• CPI = 1!!	Short cycle time!!
 Long cycle time ☺ 	• CPI = 3-5 ⊗
(critical path based)	
Can we achieve a CPI of 1 (on average)	
with a clock cycle time	
similar to the multiple cycle datapath?	