Lecture 7: Datapath

COS / ELE 375

Computer Architecture and Organization

Princeton University Fall 2015

Prof. David August

Datapath


1

Datapath

"The component of the processor that performs arithmetic operations" – P&H

Datapath

The collection of state elements, computation elements, and interconnections that together provide a conduit for the flow and transformation of data in the processor during execution. - DIA



Architecture

- The ISA the programmer's view of the machine
- Implementation independent, an interface

Microarchitecture

- The lower-level implementation of the ISA
- Design specific, an implementation



Example use of terminology

- Architectural state: Register r5
- Microarchitectural state: Carry bit on the 5th 1-bit ALU

Datapath Elements

7


- ALUs are just one datapath building block
- What about the other elements?

Computational Elements

- Combination Circuits
- Outputs follow inputs
- Familiar Example: ALU

State Elements


- Sequential Circuits
- Outputs change on clock edge
- Familiar Example: A Register



Combinational Circuit

Computation Element: ALU

- Combinational you had better know how to design it by now!!!
- Refine for MIPS
 - Zero equality test on all results why?
 - Set on less than for slt instruction




ALU Control	Function	
000	AND	
001	OR	
010	add	
110	subtract	
111	set on less than	

Computation Element: Sign Extender

• 16 \rightarrow 32 bit Sign extender Why is this necessary in MIPS? • 16 32 Sign STOP STOExtend • Hint: 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits R: op rs rt rd shamt funct I: op rs rt address / immediate J: target address op Implementation?


Computation Element: Adder

- Not an ALU, just add
- Why would we need this in MIPS to execute instructions?



Computational Element: The Magical Mux


- Mux is short for Multiplexer (Think: selector)
- n input lines (of any common width)
- m control wires to select
- n = 2^m




Implementation?

State Element: Register File


- Microarchitecture to implement architectural state •
- Built using D flip-flops •
- MIPS: •
 - Need to be able to read two operands at once
 - 2 source operands per instruction




State Element: Register File **Register Implementation**



Falling edge triggered D flip-flop



State Element: Register File Write Implementation



State Element: Data and Instruction Memory


- Microarchitectural element to hold the architectural memory state
- See Appendix B for implementation details






State Element: The Program Counter

- To hold the architectural PC state
- Just like a single register




Our Complete Line of Products!


There may be others, but this is good for MIPS




Fetching Instructions (no branching)




The ALU (R-Type) Instructions






Load and Store Instructions





Consider: r1 = M[r2 - 3]



Composition of Memory and R-Type Datapath

Recall Fetch






Now Add Instruction Fetch (ALU + MEM + Fetch)


26

27

28




Data and Instruction memory?



Branch Instructions

Add Branch to Datapath (ALU + MEM + Fetch + Branch)




What will zero be connected to?


MIPS Instruction Quirk


29

- The Destination Register may be in different locations
 - 11-15: Loads use rt
 - 16-20: All R-Types use rd




Again, The Magic of the Mux!





Control vs. Datapath (Blurring the Line)




What is Control?


<u>Control</u>

"The component of the processor that commands the datapath, memory, and I/O devices according to the instructions of the program." – P&H

<u>Control</u>

The component of the processor that commands the datapath, memory, and I/O devices according to the instructions of the program. - DIA





Summary and Next Steps

- The book doesn't define datapath well
- Computation and State elements compose datapath
- Look for reuse across instruction types
- Build minimal HW datapath with the magic of the mux

Next Steps

- Need to define control
- Understand Timing
 - Single cycle
 - Multi-cycle
- Understand how to implement control

38

• Review finite state machines:

