Goals of Today’s Lecture

- Computer architecture
  - Central processing unit (CPU)
  - Fetch-decode-execute cycle
  - Memory hierarchy, and other optimization

- Assembly language
  - Machine vs. assembly vs. high-level languages
  - Motivation for learning assembly language
  - Intel Architecture (IA32) assembly language

Levels of Languages

- Machine language
  - What the computer sees and deals with
  - Every command is a sequence of one or more numbers

- Assembly language
  - Command numbers replaced by letter sequences that are easier to read
  - Still have to work with the specifics of the machine itself

- High-level language
  - Make programming easier by describing operations in a natural language
  - A single command replaces a group of low-level assembly language commands
Why Learn Assembly Language?

- Understand how things work underneath
  - Learn the basic organization of the underlying machine
  - Learn how the computer actually runs a program
  - Design better computers in the future

- Write faster code (even in high-level language)
  - By understanding which high-level constructs are better
  - ... in terms of how efficient they are at the machine level

- Some software is still written in assembly language
  - Code that really needs to run quickly
  - Code for embedded systems, network processors, etc.

A Typical Computer

Von Neumann Architecture

- Central Processing Unit
  - Control unit
    - Fetch, decode, and execute
  - Arithmetic and logic unit
    - Execution of low-level operations
  - General-purpose registers
    - High-speed temporary storage
  - Data bus
    - Provide access to memory

- Memory
  - Store instructions
  - Store data
Control Unit

• Instruction pointer
  o Stores the location of the next instruction
    – Address to use when reading from memory
  o Changing the instruction pointer
    – Increment by one to go to the next instruction
    – Or, load a new value to “jump” to a new location

• Instruction decoder
  o Determines what operations need to take place
    – Translate the machine-language instruction
  o Control the registers, arithmetic logic unit, and memory
    – E.g., control which registers are fed to the ALU
    – E.g., enable the ALU to do multiplication
    – E.g., read from a particular address in memory

Example: Kinds of Instructions

```java
count = 0;
while (n > 1) {
    count++;
    if (n & 1)
        n = n*3 + 1;
    else
        n = n/2;
}
```

• Storing values in registers
  o count = 0
  o n

• Arithmetic and logic operations
  o Increment: count++
  o Multiply: n * 3
  o Divide: n/2
  o Logical AND: n & 1

• Checking results of comparisons
  o while (n > 1)
  o if (n & 1)

• Jumping
  o To the end of the while loop (if “n > 1”)
  o Back to the beginning of the loop
  o To the else clause (if “n & 1” is 0)

Size of Variables

• Data types in high-level languages vary in size
  o Character: 1 byte
  o Short, int, and long: varies, depending on the computer
  o Pointers: typically 4 bytes
  o Struct: arbitrary size, depending on the elements

• Implications
  o Need to be able to store and manipulate in multiple sizes
  o Byte (1 byte), word (2 bytes), and extended (4 bytes)
  o Separate assembly-language instructions
    – e.g., addb, addw, addl
  o Separate ways to access (parts of) a 4-byte register
Four-Byte Memory Words

Byte order is little endian

IA32 General Purpose Registers

General-purpose registers

Registers for Executing the Code

- **Execution control flow**
  - Instruction pointer (EIP)
    - Address in memory of the current instruction
  - Flags (EFLAGS)
    - Stores the status of operations, such as comparisons
      - E.g., last result was positive/negative, was zero, etc.

- **Function calls (more on these later!)**
  - Stack register (ESP)
    - Address of the top of the stack
  - Base pointer (EBP)
    - Address of a particular element on the stack
    - Access function parameters and local variables
Other Registers that you don’t much care about

- Segment registers
  - CS, SS, DS, ES, FS, GS
- Floating Point Unit (FPU) (x87)
  - Eight 80-bit registers (ST0, …, ST7)
  - 16-bit control, status, tag registers
  - 11-bit opcode register
  - 48-bit FPU instruction pointer, data pointer registers
- MMX
  - Eight 64-bit registers
- SSE and SSE2
  - Eight 128-bit registers
  - 32-bit MXCRS register
- System
  - I/O ports
  - Control registers (CR0, …, CR4)
  - Memory management registers (GDTR, IDTR, LDTR)
  - Debug registers (DR0, …, DR7)
  - Machine specific registers
    - Machine check registers
    - Performance monitor registers

Reading IA32 Assembly Language

- Assembler directives: starting with a period (".")
  - E.g., ".section .text" to start the text section of memory
  - E.g., ".loop" for the address of an instruction
- Referring to a register: percent size ("%")
  - E.g., ">%ecx" or ">%eip"
- Referring to a constant: dollar sign ("$")
  - E.g., "%$1" for the number 1
- Storing result: typically in the second argument
  - E.g. “addl $1, %ecx” increments register ECX
  - E.g., “movl %edx, %eax” moves EDX to EAX
- Comment: pound sign (“#”)  
  - E.g., “# Purpose: Convert lower to upper case”

Detailed Example

```
n %edx
count %ecx
```
Flattening Code Example

count=0;
while (n>1) {
    count++;
    if (n&1)
        n = n*3+1;
    else
        n = n/2;
}

Machine-Language Instructions

Instructions have the form

\[ \text{op \ source, dest} \quad \text{“dest ← dest ⊕ source”} \]

operation (move, add, subtract, etc.)
first operand (and destination)
second operand

Instruction Format:

<table>
<thead>
<tr>
<th>opcode</th>
<th>operand</th>
<th>operand</th>
</tr>
</thead>
</table>

Instruction

- **Opcode**
  - What to do
- **Source operands**
  - Immediate (in the instruction itself)
  - Register
  - Memory location
  - I/O port
- **Destination operand**
  - Register
  - Memory location
  - I/O port
- **Assembly syntax**
  Opcode source1, [source2,] destination
How Many Instructions to Have?

- Need a certain minimum set of functionality
  - Want to be able to represent any computation that can be expressed in a higher-level language

- Benefits of having many instructions
  - Direct implementation of many key operations
  - Represent a line of C in one (or just a few) lines of assembly

- Disadvantages of having many instructions
  - Larger opcode size
  - More complex logic to implement complex instructions
  - Hard to write compilers to exploit all the available instructions
  - Hard to optimize the implementation of the CPU

CISC vs. RISC

<table>
<thead>
<tr>
<th>Complex Instruction Set Computer</th>
<th>Reduced Instruction Set Computer</th>
</tr>
</thead>
<tbody>
<tr>
<td>(old fashioned, 1970s style)</td>
<td>(&quot;modern&quot;, 1980s style)</td>
</tr>
<tr>
<td>Examples:</td>
<td>Examples:</td>
</tr>
<tr>
<td>Vax (1978-90)</td>
<td>MIPS (1985-?)</td>
</tr>
<tr>
<td>8086/80x86/Pentium (1974-2025)</td>
<td>IBM PowerPC (1990-?)</td>
</tr>
<tr>
<td>ARM</td>
<td></td>
</tr>
</tbody>
</table>

Instructions of various lengths, designed to economize on memory (size of instructions)

Instructions all the same size and all the same format, designed to economize on decoding complexity (and time, and power drain)

Data Transfer Instructions

- `mov{b,w,l} source, dest`
  - General move instruction

- `push{w,l} source`
  - `pushl %ebx` # equivalent instructions
    - `subl $4, %esp`
    - `movl %ebx, (%esp)`

- `pop{w,l} dest`
  - `popl %ebx` # equivalent instructions
    - `movl (%esp), %ebx`
    - `addl $4, %esp`

- Many more in Intel manual (volume 2)
  - Type conversion, conditional move, exchange, compare and exchange, I/O port, string move, etc.
Data Access Methods

- **Immediate addressing**: data stored in the instruction itself
  - `movl $10, %ecx`
- **Register addressing**: data stored in a register
  - `movl %eax, %ecx`
- **Direct addressing**: address stored in instruction
  - `movl 2000, %ecx`
- **Indirect addressing**: address stored in a register
  - `movl (%eax), %ebx`
- **Base pointer addressing**: includes an offset as well
  - `movl 4(%eax), %ebx`
- **Indexed addressing**: instruction contains base address, and specifies an index register and a multiplier (1, 2, or 4)
  - `movl 2000(%ecx,1), %ebx`

Effective Address

\[
\text{Offset} = \left( \begin{array}{c}
\text{eax} \\
\text{ebx} \\
\text{ecx} \\
\text{edx} \\
\text{esp} \\
\text{ebp} \\
\text{esi} \\
\text{edi}
\end{array} \right) + \left( \begin{array}{c}
\text{eax} \\
\text{ebx} \\
\text{ecx} \\
\text{edx} \\
\text{esp} \\
\text{ebp} \\
\text{esi} \\
\text{edi}
\end{array} \right) \times \begin{array}{c}
1 \\
2 \\
3 \\
4
\end{array} + \begin{array}{c}
\text{None} \\
8\text{-bit} \\
16\text{-bit} \\
32\text{-bit}
\end{array}
\]

- **Displacement**
  - `movl foo, %ebx`
- **Base**
  - `movl (%eax), %ebx`
- **Base + displacement**
  - `movl foo(%eax), %ebx`
  - `movl l(%eax), %ebx`
- **(Index * scale) + displacement**
  - `movl (,%eax,4), %ebx`
- **Base + (index * scale) + displacement**
  - `movl foo(,%eax,4), %ebx`

Bitwise Logic Instructions

- **Simple instructions**
  - `and{b,w,l} source, dest`
  - `dest = source & dest`
  - `or{b,w,l} source, dest`
  - `dest = source | dest`
  - `xor{b,w,l} source, dest`
  - `dest = source ^ dest`
  - `not{b,w,l} dest`
  - `dest = ^dest`
  - `sal{b,w,l} source, dest (arithmetic)`
  - `dest = dest << source`
  - `sar{b,w,l} source, dest (arithmetic)`
  - `dest = dest >> source`
- **Many more in Intel Manual (volume 2)**
  - Logic shift
  - Rotation shift
  - Bit scan
  - Bit test
  - Byte set on conditions
Arithmetic Instructions

- Simple instructions
  - add\{b,w,l\} source, dest \(\text{dest} = \text{source} + \text{dest}\)
  - sub\{b,w,l\} source, dest \(\text{dest} = \text{dest} - \text{source}\)
  - inc\{b,w,l\} dest \(\text{dest} = \text{dest} + 1\)
  - dec\{b,w,l\} dest \(\text{dest} = \text{dest} - 1\)
  - neg\{b,w,l\} dest \(\text{dest} = \neg\text{dest}\)
  - cmp\{b,w,l\} source1, source2 \(\text{source2} - \text{source1}\)

- Multiply
  - mul (unsigned) or imul (signed)
    \(\text{mull} \%\text{ebx} \quad \# \text{edx}, \text{eax} = \text{eax} \times \text{ebx}\)

- Divide
  - div (unsigned) or idiv (signed)
    \(\text{idiv} \%\text{ebx} \quad \# \text{edx} = \text{edx}, \text{eax} / \text{ebx}\)

- Many more in Intel manual (volume 2)
  - adc, sbb, decimal arithmetic instructions

EFLAG Register & Condition Codes

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Reserved (set to 0) | I | V | I | D | P | V | A | M | R | 0 | N | I | O | P | L | O | D | I | T | F | S | Z | A | F | C | P | E |

- Identification flag
- Virtual interrupt pending
- Virtual interrupt flag
- Alignment check
- Virtual 8086 mode
- Resume flag
- Nested task flag
- I/O privilege level
- Overflow flag
- Direction flag
- Interrupt enable flag
- Trap flag
- Sign flag
- Zero flag
- Auxiliary carry flag or adjust flag
- Parity flag
- Carry flag

Branch Instructions

- Conditional jump
  - \(j\{l,g,e,ne,\ldots\} \text{target} \quad \text{if (condition) \{eip = target\}}\)

<table>
<thead>
<tr>
<th>Comparison</th>
<th>Signed</th>
<th>Unsigned</th>
</tr>
</thead>
<tbody>
<tr>
<td>=</td>
<td>e</td>
<td>e</td>
</tr>
<tr>
<td>≠</td>
<td>ne</td>
<td>ne</td>
</tr>
<tr>
<td>&gt;</td>
<td>g</td>
<td>a</td>
</tr>
<tr>
<td>≥</td>
<td>ge</td>
<td>ae</td>
</tr>
<tr>
<td>&lt;</td>
<td>l</td>
<td>b</td>
</tr>
<tr>
<td>≤</td>
<td>le</td>
<td>be</td>
</tr>
<tr>
<td>overflow/carry</td>
<td>o</td>
<td>c</td>
</tr>
<tr>
<td>no ovf/carry</td>
<td>no</td>
<td>nc</td>
</tr>
</tbody>
</table>

- Unconditional jump
  - jmp \text{target}
  - jmp \*\text{register}
Making the Computer Faster

- **Memory hierarchy**
  - Ranging from small, fast storage to large, slow storage
  - E.g., registers, caches, main memory, disk, CDROM, …

- **Sophisticated logic units**
  - Have dedicated logic units for specialized functions
  - E.g., right/left shifting, floating-point operations, graphics, network,…

- **Pipelining**
  - Overlap the fetch-decode-execute process
  - E.g., execute instruction i, while decoding i-1, and fetching i-2

- **Branch prediction**
  - Guess which way a branch will go to avoid stalling the pipeline
  - E.g., assume the “for loop” condition will be true, and keep going

- And so on… see the Computer Architecture class!

---

**Memory Hierarchy**

<table>
<thead>
<tr>
<th>Capacity</th>
<th>Access time</th>
</tr>
</thead>
<tbody>
<tr>
<td>10^2 bytes</td>
<td>Register: 1x</td>
</tr>
<tr>
<td>10^4 bytes</td>
<td>L1 cache: 2-4x</td>
</tr>
<tr>
<td>10^5 bytes</td>
<td>L2 cache: ~10x</td>
</tr>
<tr>
<td>10^6 bytes</td>
<td>L3 cache: ~50x</td>
</tr>
<tr>
<td>10^9 bytes</td>
<td>DRAM: ~200-500x</td>
</tr>
<tr>
<td>10^11 bytes</td>
<td>Disks: ~30M x</td>
</tr>
<tr>
<td>10^12 bytes</td>
<td>CD-ROM Jukebox: &gt;1000M x</td>
</tr>
</tbody>
</table>

---

**Conclusion**

- **Computer architecture**
  - Central Processing Unit (CPU) and Random Access Memory (RAM)
  - Fetch-decode-execute cycle
  - Instruction set

- **Assembly language**
  - Machine language represented with handy mnemonics
  - Example of the IA-32 assembly language

- **Next time**
  - Portions of memory: data, bss, text, stack, etc.
  - Function calls, and manipulating contents of the stack
Instructions

Computers process information
- Input/Output (I/O)
- State (memory)
- Computation (processor)

• Instructions instruct processor to manipulate state
• Instructions instruct processor to produce I/O in the same way

State

Typical modern machine has this architectural state:
1. Main Memory
2. Registers
3. Program Counter

Architectural – Part of the assembly programmer’s interface
(Implementation has additional microarchitectural state)

State – Main Memory

Main Memory (AKA: RAM – Random Access Memory)
- Data can be accessed by address (like a big array)
- Large but relatively slow
- Decent desktop machine: 1 Gigabyte, 800MHz

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>01011001&lt;sub&gt;2&lt;/sub&gt;</td>
</tr>
<tr>
<td>0001</td>
<td>F5&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>0002</td>
<td>78&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>0003</td>
<td>3A&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>FFFF</td>
<td>00000000&lt;sub&gt;2&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

Byte Addressable
State – Main Memory

Read:
1. Indicate READ
2. Give Address
3. Get Data

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>010110012</td>
</tr>
<tr>
<td>0001</td>
<td>F516</td>
</tr>
<tr>
<td>0002</td>
<td>7816</td>
</tr>
<tr>
<td>0003</td>
<td>3A16</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>FFFF</td>
<td>000000002</td>
</tr>
</tbody>
</table>

State – Main Memory

Write:
1. Indicate WRITE
2. Give Address and Data

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>010110012</td>
</tr>
<tr>
<td>0001</td>
<td>F516</td>
</tr>
<tr>
<td>0002</td>
<td>1216</td>
</tr>
<tr>
<td>0003</td>
<td>3A16</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>FFFF</td>
<td>000000002</td>
</tr>
</tbody>
</table>

State – Registers (Register File)

Data can be accessed by register number (address)
- Small but relatively fast (typically on processor chip)
- Decent desktop machine: 8 32-bit registers, 3 GHz

<table>
<thead>
<tr>
<th>Register</th>
<th>Data in Reg</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000000016</td>
</tr>
<tr>
<td>1</td>
<td>F629D9B516</td>
</tr>
<tr>
<td>2</td>
<td>7B2D9D0816</td>
</tr>
<tr>
<td>3</td>
<td>0000000116</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>8</td>
<td>DEADBEEF16</td>
</tr>
</tbody>
</table>
State – Program Counter

Program Counter (AKA: PC, Instruction Pointer, IP)
• Instructions change state, but which instruction now?
• PC holds memory address of currently executing instruction

<table>
<thead>
<tr>
<th>Address</th>
<th>Data in Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>01011001₂</td>
</tr>
<tr>
<td>0001</td>
<td>F5₁₆</td>
</tr>
<tr>
<td>0002</td>
<td>ADDᵢₙst</td>
</tr>
<tr>
<td>0003</td>
<td>SUBTRACTᵢₙst</td>
</tr>
<tr>
<td>…</td>
<td>…</td>
</tr>
<tr>
<td>FFFF</td>
<td>00000000₂</td>
</tr>
</tbody>
</table>

State – Summary

Typical modern machine has this architectural state:
1. Main Memory – Big, Slow
2. Registers – Small, Fast (always on processor chip)
3. Program Counter – Address of executing instruction

Architectural – Part of the assembly programmer’s interface
(implementation has additional microarchitectural state)
An Aside: State and The Core Dump

- Core Dump: the state of the machine at a given time
- Typically at program failure
- Core dump contains:
  - Register Contents
  - Memory Contents
  - PC Value

<table>
<thead>
<tr>
<th>Registers</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0000</td>
<td>0788</td>
<td>B700</td>
<td>0010</td>
<td>0401</td>
<td>0002</td>
<td>0003</td>
<td>00A0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PC</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0000</td>
<td>0788</td>
<td>B700</td>
<td>0010</td>
<td>0401</td>
<td>0002</td>
<td>0003</td>
<td>00A0</td>
</tr>
</tbody>
</table>

| Main Memory | 00 | 0000 0000 0000 0000 0000 0000 0000 0000 |
|-------------|---|---|---|---|---|---|---|---|
| 08 | 0000 0000 0000 0000 0000 0000 0000 0000 |
| 10 | 9222 9120 1121 A121 A121 7211 0000 0000 |
| 18 | 0000 0001 0002 0003 0004 0005 0006 0007 |
| 20 | 0008 0009 000A 000B 000C 000D 000E 000F |
| 28 | 0000 0000 FE10 FACE CAFE ACED CEDE |
| 36 | 0000 0000 0000 0000 0000 0000 0000 0000 |
| 40 | 1234 5678 9ABC DEF0 0000 0000 0000 0000 |
| 48 | 0000 0000 0000 0000 0000 0000 0000 0000 |
| 56 | 0000 0000 0000 0000 0000 0000 0000 0000 |

Interfaces in Computer Systems

Software: Produce Bits Instructing Machine to Manipulate State or Produce I/O

- Applications
- Operating System
- Compiler
- Firmware
- Instruction Set Architecture
- Instruction Set Processor
- I/O System
- Datapath & Control
- Digital Design
- Circuit Design
- Layout

Hardware: Read and Obey Instruction Bits

Instructions

An ADD Instruction:
add r1 = r2 + r3    (assembly)

Parts of the Instruction:
- Opcode (verb) – what operation to perform
- Operands (noun) – what to operate upon
- Source Operands – where values come from
- Destination Operand – where to deposit data values
**Instructions**

The vocabulary of commands
Specify how to operate on state

**Example:**

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>15</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

**Address Data**

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>25</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>9</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>FFFFFFFF</td>
<td>0</td>
</tr>
</tbody>
</table>

**Register Data**

<table>
<thead>
<tr>
<th>Register</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>15</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

**Example:**

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>25</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>9</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>FFFFFFFF</td>
<td>0</td>
</tr>
</tbody>
</table>

**Instructions**

The vocabulary of commands
Specify how to operate on state

**Example:**

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>15</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

**Address Data**

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>25</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>9</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>FFFFFFFF</td>
<td>0</td>
</tr>
</tbody>
</table>

**Register Data**

<table>
<thead>
<tr>
<th>Register</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>
**Instructions**

**“The vocabulary of commands”**

Specify how to operate on state

**Example:**

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>25</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>9</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>FFFFFFFF</td>
<td>0</td>
</tr>
</tbody>
</table>

---

**Register Data**

<table>
<thead>
<tr>
<th>Register</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

---

**Address Data**

<table>
<thead>
<tr>
<th>Register</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

---

**Program Counter**

<table>
<thead>
<tr>
<th>Program Counter</th>
</tr>
</thead>
<tbody>
<tr>
<td>44</td>
</tr>
<tr>
<td>48</td>
</tr>
<tr>
<td>52</td>
</tr>
<tr>
<td>FFFFFFFF</td>
</tr>
</tbody>
</table>
Instructions

"The vocabulary of commands"

Specify how to operate on state

Example:

40: add r1 = r2 + r3
44: sub r3 = r1 - r0
48: store M[ r3 ] = r1
52: load r2 = M[ 2 ]

Program Counter

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>25</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
</tr>
<tr>
<td>FFFFFFFF</td>
<td>0</td>
</tr>
</tbody>
</table>

Program Counter

52

Instructions

Note:

1. Insts Executed in Order
2. Addressing Modes

Example:

40: add r1 = r2 + r3
44: sub r3 = r1 - r0
48: store M[ r3 ] = r1
52: load r2 = M[ 2 ]

Program Counter

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>25</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
</tr>
<tr>
<td>FFFFFFFF</td>
<td>0</td>
</tr>
</tbody>
</table>

Program Counter

52

Assembly Instructions and C

```c
main() {
    int a = 15, b = 1, c = 2;

    add r1 = r2 + r3        a = b + c;  /* a gets 3 */
    sub r3 = r1 - r0        c = a;  /* c gets 3 */
    store M[ r3 ] = r1      *(int *)c = a;
                           /* M[c] = a */
    load r2 = M[ 2 ]        b = *(int *)(2);
                           /* b gets M[2] */
}
```
Branching

Suppose we could only execute instructions in sequence.

Recall from our example:

40: add r1 = r2 + r3
44: sub r3 = r1 - r0
48: store M[ r3 ] = r1
52: load r2 = M[ 2 ]

• In a decent desktop machine, how long would the longest program stored in main memory take?

• Assume: 1 instruction per cycle
  ○ An instruction is encoded in 4 bytes (32 bits)

Therefore…

• Some instructions must execute more than once
• PC must be updated

Example:

40: add r1 = r2 + r3
44: sub r3 = r1 - r0
48: store M[ r3 ] = r1
52: load r2 = M[ 2 ]
56: PC = 40
### Unconditional Branches

- Unconditional branches always update the PC
- AKA: Jump instructions

**Example:**

```
40: add r1 = r2 + r3
44: sub r3 = r1 - r0
48: store M[r3] = r1
52: load r2 = M[2]
56: jump 40
```

• How long will the program take?

### Conditional Branch

- Conditional Branch sometimes updates PC
- AKA: Branch, Conditional Jump

**Example**

```
40: r1 = 10
44: r1 = r1 - 1
48: branch r1 > 0, 44  \(\text{if } r1 \text{ is greater than 0, PC = 44}\)
52: halt
```

• How long will this program take?

### Conditional Branch

- What does this look like in C?

**Example**

```
10: "Hello\n" ; data in memory
36: arg1 = 10 ; argument memory address is 10
40: r1 = 10
44: r1 = r1 - 1
48: call printf ; printf(arg1)
52: branch r1 > 0, 44
56: halt
```

Details about red instructions/data next time…
Indirect Branches

- Branch address may also come from a register
- AKA: Indirect Jump

Example:
40: add r1 = r2 + r3
44: sub r3 = r1 - r0
48: store M[ r3 ] = r1
52: load r2 = M[ 2 ]
56: jump r4
60: halt

Branch Summary

- Reduce, Reuse, Recycle (instructions)
- Branch instructions update state

<table>
<thead>
<tr>
<th>Registers</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0000 0788 B700</td>
<td>0110 0401</td>
<td>0002 0003</td>
<td>0080</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>9222 9120 1121</td>
<td>A121 7211</td>
<td>0000 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000 0001 0002</td>
<td>0003 0004</td>
<td>0005 0006</td>
<td>0007</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0008 0009 00A0</td>
<td>000B 000C</td>
<td>00D0 00E0</td>
<td>00F0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000 0000 0010</td>
<td>FACE CAFE</td>
<td>ACED CEDE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000 0000 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Main Memory</th>
<th>00</th>
<th>01</th>
<th>02</th>
<th>03</th>
<th>04</th>
<th>05</th>
<th>06</th>
<th>07</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0000 0000 0000 0000 0000 0000 0000 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000 0000 0000 0000 0000 0000 0000 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>9222 9120 1121 A121 7211 0000 0000 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000 0001 0002 0003 0004 0005 0006 0007</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0008 0009 00A0 000B 000C 00D0 00E0 00F0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000 0000 0000 0010 FACE CAFE ACED CEDE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000 0000 0000 0000 0000 0000 0000 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1234 5678 9ABC DEFO 0000 0000 F00D 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000 0000 0111 0111 0000 0000 0000 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0192 F1F5 0000 0000 0000 0000 0000 0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
A Note on Notation…

• Assembly syntax is somewhat arbitrary

• Equivalent “Add” Instructions
  ◦ add r1, r2, r3
  ◦ add r1 = r2, r3
  ◦ r1 = r2 + r3
  ◦ add r1 = r2 + r3
  ◦ add $1, $2, $3
  ◦ …

• Equivalent “Store Word” Instructions
  ◦ sw $1, 10($2)
  ◦ M[r2 + 10] = r1
  ◦ st.w M[r2 + 10] = r1
  ◦ …

Specific Instance: MIPS Instruction Set

• MIPS – SGI Workstations, Nintendo, Sony…

State:
• 32-bit addresses to memory (32-bit PC)
• 32 32-bit Registers
• A “word” is 32-bits on MIPS
• Register $0 ($zero) always has the value 0
• By convention, certain registers are used for certain things – more next time…

Specific Instance: MIPS Instruction Set

Some Arithmetic Instructions:

• Add:
  ◦ Assembly Format: add <dest>, <src1>, <src2>
  ◦ Example: add $1, $2, $3
  ◦ Example Meaning: r1 = r2 + r3

• Subtract:
  ◦ Same as add, except “sub” instead of “add”
Specific Instance: MIPS Instruction Set

Some Memory Instructions:

- **Load Word:**
  - Assembly Format: `lw <dest>, <offset immediate> (<src1>)`
  - Example: `lw $1, 100 ($2)`
  - Example Meaning: \( r1 = M[r2 + 100] \)

- **Store Word:**
  - Assembly Format: `sw <src1>, <offset immediate> (<src2>)`
  - Example: `sw $1, 100 ($2)`
  - Example Meaning: \( M[r2 + 100] = r1 \)

Specific Instance: MIPS Instruction Set

Some Branch Instructions:

- **Branch Equal:**
  - Assembly Format: `beq <src1>, <src2>, <target immediate>`
  - Example: `beq $1, $2, 100`
  - Example Meaning: branch \( r1 == r2, \ 100 \)
    - If \( r1 \) is equal to \( r2 \), \( PC = 100 \)

- **Branch Not Equal:** Same except `beq` -> `bne`

- **Jump:**
  - Assembly Format: `j <target immediate>`
  - Example: `j 100`
  - Example Meaning: jump 100
    - \( PC = 100 \)

How are MIPS Instructions Encoded?

- **Applications**
- **Operating System**
  - **Compiler**
  - **Firmware**
- **Instruction Set Architecture**
  - **Instruction Set Processor**
  - **I/O System**
- **Datapath & Control**
  - **Digital Design**
  - **Circuit Design**
  - **Layout**
### MIPS Encodings

#### 32-bits/Instruction

<table>
<thead>
<tr>
<th>6 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>6 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>R:</strong></td>
<td>op</td>
<td>rs</td>
<td>rt</td>
<td>rd</td>
<td>shamt</td>
</tr>
<tr>
<td><strong>I:</strong></td>
<td>op</td>
<td>rs</td>
<td>rt</td>
<td>address / immediate</td>
<td></td>
</tr>
<tr>
<td><strong>J:</strong></td>
<td>op</td>
<td></td>
<td></td>
<td>target address</td>
<td></td>
</tr>
</tbody>
</table>

- **op**: basic operation of the instruction (opcode)
- **rs**: first source operand register
- **rt**: second source operand register
- **rd**: destination operand register
- **shamt**: shift amount
- **funct**: selects the specific variant of the opcode (function code)
- **address**: offset for load/store instructions (+/-2^15)
- **immediate**: constants for immediate instructions

#### MIPS Add Instruction Encoding

**add** is an R inst

```
add $17, $18, $19
```

<table>
<thead>
<tr>
<th>6 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>6 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>R:</strong></td>
<td>op</td>
<td>rs</td>
<td>rt</td>
<td>rd</td>
<td>shamt</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>18</td>
<td>19</td>
<td>17</td>
<td>0</td>
</tr>
</tbody>
</table>

#### MIPS Subtract Instruction Encoding

**sub** is an R inst

```
sub $17, $18, $19
```

<table>
<thead>
<tr>
<th>6 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>6 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>R:</strong></td>
<td>op</td>
<td>rs</td>
<td>rt</td>
<td>rd</td>
<td>shamt</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>18</td>
<td>19</td>
<td>17</td>
<td>0</td>
</tr>
</tbody>
</table>
Add and Subtract
A little foreshadowing…

<table>
<thead>
<tr>
<th>add</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>sub</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
</tr>
</tbody>
</table>

Memory Addressing

View memory as a single-dimensional array

Since 1980: Elements of array are 8-bits

We say “byte addressable”

Assuming 32-bit words:

1. How are bytes laid out in word read?

2. Can a word start at any address?
Memory Organization

- Bytes are nice, but most data items use larger "words"
- For MIPS, a word is 32 bits or 4 bytes.

| 0 | 32 bits of data |
| 4 | 32 bits of data |
| 8 | 32 bits of data |
| 12 | 32 bits of data |

Registers hold 32 bits of data

- $2^{32}$ bytes with byte addresses from 0 to $2^{32} - 1$
- $2^{30}$ words with byte addresses 0, 4, 8, ... $2^{32} - 4$
- Words are aligned
  i.e., what are the least 2 significant bits of a word address?

Addressing Modes

<table>
<thead>
<tr>
<th>Addressing mode</th>
<th>Example</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register</td>
<td>Add R4,R3</td>
<td>R4 ← R4+R3</td>
</tr>
<tr>
<td>Immediate</td>
<td>Add R4,#3</td>
<td>R4 ← R4+3</td>
</tr>
<tr>
<td>Displacement</td>
<td>Add R4,100(R1)</td>
<td>R4 ← R4+Mem[100+R1]</td>
</tr>
<tr>
<td>Register indirect</td>
<td>Add R4,(R1)</td>
<td>R4 ← R4+Mem[R1]</td>
</tr>
<tr>
<td>Indexed / Base</td>
<td>Add R3,(R1+R2)</td>
<td>R3 ← R3+Mem[R1+R2]</td>
</tr>
<tr>
<td>Direct or absolute</td>
<td>Add R1,(1001)</td>
<td>R1 ← R1+Mem[1001]</td>
</tr>
<tr>
<td>Memory indirect</td>
<td>Add R1,@(R3)</td>
<td>R1 ← R1+Mem[Mem[R3]]</td>
</tr>
<tr>
<td>Auto-increment</td>
<td>Add R1,(R2)+</td>
<td>R1 ← R1+Mem[R2]; R2 ← R2+d</td>
</tr>
<tr>
<td>Auto-decrement</td>
<td>Add R1,−(R2)</td>
<td>R2 ← R2−d; R1 ← R1+Mem[R2]</td>
</tr>
<tr>
<td>Scaled</td>
<td>Add R1,100(R2)[R3]</td>
<td>R1 ← R1+Mem[100+R2+R3*d]</td>
</tr>
</tbody>
</table>

Hello World

The Hello World Algorithm:

1. Emit "Hello World"
2. Terminate

```c
/*
 * Good programs have meaningful comments
 */
#include <stdio.h>

int main()
{
    printf("Hello World!\n");
    return 0;
}
```
Hello World

/* Good programs have meaningful comments */
#include <stdio.h>

int main()
{
    printf("Hello World!
")
    return 0;
}

Control
(from the back of a napkin)
“The vocabulary of commands”
- Defined by the Architecture (x86)
- Implemented by the Machine (Pentium 4, 3.06 GHz)
- An Abstraction Layer: The Hardware/Software Interface
- Architecture has longevity over implementation

Example:
```
add r1 = r2 + r3    (assembly)
001 001 010 011    (binary)
```

Opcode (verb)    Operands (nouns)