

SPARC Instruction Set

CS 217

Fall 2001 1

Load Instructions

- Move data from memory to a register

$$ld \begin{matrix} u & b \\ s & d \end{matrix} \{a\} \quad [address], reg$$

- Details
 - fetched byte/halfword is right-justified
 - leftmost bits are zero-filled or sign-extended
 - double-word loaded into register pair; most significant word in *reg* (must be even); least significant in *reg+1*
 - address must be appropriately aligned

Fall 2001 2

Store Instructions

- Move data from a register to memory

$$st \begin{matrix} b \\ h \\ d \end{matrix} \{a\} \quad reg, [address]$$

- Details
 - rightmost bits of byte/halfword are stored
 - leftmost bits of byte/halfword are ignored
 - *reg* must be even when storing double words

Fall 2001 3

Arithmetic Instructions

General form

```
add{x}{cc}    src1, rc2, reg
sub{x}{cc}    src1, src2, reg
```

Details

src1 and *reg* must be registers
src2 may be a register or a signed 13-bit immediate

```
add %o1,%o2,%g3
sub %i1,2,%g3
```

Libraries often provide multiply and divide

```
.mul .div .rem ...
```

Fall 2001

4

Data Movement

- Load a constant into a register

```
set value, reg
```

implemented as

```
sethi %hi(value), reg
or    reg, %lo(value), reg
```

if `%hi(value) == 0`, omit `sethi`

if `%lo(value) == 0`, omit `or`



Fall 2001

5

Data Movement (cont)

- Example: direct addressing

```
set a,%g1      sethi %hi(a),%g1
ld [%g1],%g2   or  %lo(a),%g1
               ld [%g1],%g2
```

faster alternative

```
sethi%hi(a),%g1
ld [%g1+%lo(a)],%g2
```

Fall 2001

6

Data Movement (cont)

- Clearing registers and memory

```
add %g0,%g0,%o1
st %g0,[%i1]
stb %g0,[%i1]
```

Fall 2001

7

Synthetic Instructions

- Implemented by assembler with one or more “real” instructions; also called pseudo-instructions

Synthetic	Real
<code>mov src,dst</code>	<code>or %g0,src,dst</code>
<code>clr reg</code>	<code>add %g0,%g0,reg</code>
<code>clr [addr]</code>	<code>st %g0,[addr]</code>
<code>neg dst</code>	<code>sub %g0,dst,dst</code>
<code>neg src,dst</code>	<code>sub %g0,src,dst</code>
<code>inc dst</code>	<code>add dst,1,dst</code>
<code>dec dst</code>	<code>sub dst,1,dst</code>

Fall 2001

8

Bitwise Logical Instructions

Assembly	Corresponding C
<code>and{cc} src1,src2,dst</code>	<code>dst = src1 & src2</code>
<code>andn{cc} src1,src2,dst</code>	<code>dst = src1 & ~src2</code>
<code>or{cc} src1,src2,dst</code>	<code>dst = src1 src2</code>
<code>orn{cc} src1,src2,dst</code>	<code>dst = src1 ~src2</code>
<code>xor{cc} src1,src2,dst</code>	<code>dst = src1 ^ src2</code>
<code>xnor{cc} src1,src2,dst</code>	<code>dst = src1 ^ ~src2</code>

Fall 2001

9

Bitwise Logical (cont)

- Complement
 - `neg reg` `sub %g0,reg,reg` (2's comp)
 - `not reg` `xnor reg,%g0,reg` (1's comp)
- Synthetic Instructions
 - `btst bits,reg` `andcc reg,bits,%g0`
 - `bset bits,reg` `or reg,bits,reg`
 - `bclr bits,reg` `andn reg,bits,reg`
 - `btog bits,reg` `xor reg,bits,reg`
- Example
 - `btst 0x8,%g1`

Fall 2001

10

Shift Instructions

- General form
$$s \begin{bmatrix} 1 \\ r \end{bmatrix} \begin{bmatrix} 1 \\ a \end{bmatrix} \text{ src}, \begin{bmatrix} \text{reg} \\ 0..31 \end{bmatrix}, \text{reg} \quad (\text{note: no slla})$$
- `sll` and `sr1` fill with 0; `sra` fills with sign bit
- For 2's complement numbers
 - `sra reg,n,reg` divides `reg` by 2^n
 - `sll reg,n,reg` multiplies `reg` by 2^nshift instructions do not modify the condition codes

Fall 2001

11

Floating Point Instructions

- Performed by floating point unit (FPU)
- Use 32 floating point registers: `%f0...%f31`
- Load and store instructions
 - `ld [address],freg`
 - `ldd [address],freg`
 - `st freg,[address]`
 - `std freg,[address]`
- Other instructions are FPU-specific
 - `fmovs,fsqrt,fadd,fsub,fmul,fdiv,...`

Fall 2001

12
