

Branching

CS 217

Fall 2001

1

Condition Codes

- Processor State Register (PSR)



- Integer condition codes (icc)
 - N** set if the last ALU result was negative
 - Z** set if the last ALU result was zero
 - V** set if the last ALU result was overflowed
 - C** set if the last ALU instruction that modified the icc caused a carry out of, or a borrow into, bit 31

Fall 2001

2

Condition Codes (cont)

- **cc** versions of the integer arithmetic instructions set all the codes
- **cc** versions of the logical instructions set only **N** and **Z** bits
- Tests on the condition codes implement conditional branches and loops
- Carry and overflow are used to implement multiple-precision arithmetic

Fall 2001

3

Compare and Test

- Synthetic instructions set condition codes


```
tst reg      orcc reg,%g0,%g0
```

```
cmp src1,src2 subcc src1,src2,%g0
```

```
cmp src,value subcc src,value,%g0
```
- Using `%g0` as the destination discards the result

Fall 2001

4

Carry and Overflow

- If the carry bit is set
 - the last addition resulted in a carry, or
 - the last subtraction resulted in a borrow
- Used for multi-word addition


```
addcc %g3,%g5,%g7
```

```
addxcc %g2,%g4,%g6
```


$$(\%g6,\%g7) = (\%g2,\%g3) + (\%g4,\%g5)$$
 the most significant word is in the even register
- Overflow indicates result of subtraction (or signed-addition) doesn't fit

Fall 2001

5

Branch Instructions

- Transfer control based on `icc`

$$b \begin{bmatrix} a \\ n \\ \dots \\ z \end{bmatrix} \{, a\} \quad label$$


target is a PC-relative address: $PC + 4 \times disp22$
 where PC is the address of the branch instruction

Fall 2001

6

Branch Instructions (cont)

- Unconditional branches (and synonyms)

ba	jmp	branch always
bn	nop	branch never

- Raw condition-code branches

bnz	!Z
bz	Z
bpos	!N
bneg	N
bcc	!C
bcs	C
bvc	!V
bvs	V

Fall 2001

7

Branching Instructions (cont)

- Comparisons

<u>instruction</u>	<u>signed</u>	<u>unsigned</u>
be	Z	Z
bne	!Z	!Z
bg bgu	!(Z (N^V))	!(C Z)
ble bleu	Z (N^V)	C Z
bge bgeu	!(N^V)	!C
bl blu	N^V	C

Fall 2001

8

Control Transfer

- Instructions normally fetched and executed from sequential memory locations
- PC is the address of the current instruction, and nPC is the address of the next instruction (nPC = PC + 4)
- Branches and control transfer instructions change nPC to something else

Fall 2001

9

Control Transfer (cont)

- Control transfer instructions

<u>instruction</u>	<u>type</u>	<u>addressing mode</u>
bicc	conditional branch	PC-relataive
jmp1	jump and link	register indirect
rett	return from trap	register indirect
call	procedure call	PC-relative
ticc	traps	register indirect (vectored)

PC-relative addressing is like register displacement addressing that uses the PC as the base register

Fall 2001

10


Control Transfer (cont)

- Branch instructions



$$nPC = PC + 4 \times \text{signextend}(\text{disp22})$$

- Calls



$$nPC = PC + \text{zeroextend}(\text{disp30})$$

position-independent code does not depend on where it's loaded; uses PC-relative addressing

Fall 2001

11

Branching Examples

- if-then-else

```
if (a > b)      #define a %10
  c = a;        #define b %11
else            #define c %12
  c = b;        cmp a,b
                ble L1; nop
                mov a,c
                ba L2; nop
                L1: mov b,c
                L2: ...
```

Fall 2001

12

Branching Examples (cont)

- Loops

```
for (i=0; i<n; i++) #define i %10
. . . #define n %11
      clr i
      L1: cmp i,n
      bge L2; nop
      . . .
      inc i
      ba L1; nop
      L2:
```

Fall 2001

13

Branching Examples (cont)

- Alternative implementation


```
for (i=0; i<n; i++) #define i %10
. . . #define n %11
      clr i
      ba L2; nop
      L1: . . .
      inc i
      L2: cmp i,n
      bl L1; nop
```

Fall 2001

14

Instruction Pipelining

- Pipeline



- PC is incremented by 4 at the Fetch stage to retrieve the next instruction

Fall 2001

15

Pipelining (cont)

- A delay slot is caused by a `jmp` instruction

PC	nPC	instruction
8	12	add
12	16	jmp 40
16	40	delay
...
40	44	sub

Fall 2001

16

Delay Slots

- One option: use `nop` in all delay slots
- Optimizing compilers try to fill delay slots

```

if (a>b) c=a; else c=b;
    cmp a,b          cmp a,b
    ble L1;          ble L1
    nop              mov b,c
    mov a,c          mov a,c
    ba L2;           L1: ...
    nop
L1: mov b,c
L2: ...
    
```

Fall 2001

17

Annul Bit

- Controls the execution of the delay-slot instruction

```

ba,a L1
mov a,c
    
```

the `,a` causes the `mov` instruction to be executed if the branch is taken, and not executed if the branch is not taken

- Exception

```

ba,a L does not execute the delay-slot instruction
    
```

Fall 2001

18

Annul Bit (cont)

- Optimized for (i=0; i<n; i++) 1;2;...;n

```

      clr i          clr i
      ba L2          ba,a L2
L1:  1              L1: 2
      2              . . .
      . . .          n
      n              inc i
L2:  cmp i,n        L2: cmp i,n
      bl L1          bl,a L1
      nop            1
  
```

Fall 2001

19

While-Loop Example

```

while (...)      test: cmp ...
{
  stmt1          bx done   } 3 instr
  :
  stmtn
}
                nop
                stmt1
                :
                stmtn
                ba test   } 2 instr
                nop
done: ...
  
```

Fall 2001

20

While-Loop (cont)

- Move test to end of loop
- Eliminate first test

```

test: cmp ...          ba test
      bx done          nop
      nop              loop: stmt1
loop: stmt1           :
      :                stmtn
      stmtn           test: cmp ...
      cmp ...          bx loop
      bx loop          nop
      nop              done: ...
      done: ...        ...
  
```

Fall 2001

21

While-Loop (cont)

- Eliminate the `nop` in the loop

```
    ba test
    nop
loop: stmt2
      :
      stmtn
test: cmp ...
      bnx,a loop
      stmt1
      ...
```

now 2 overhead instructions per loop

Fall 2001

22

If-Then-Else Example

```
if (...) {
  t-stmt1
  :
  t-stmtn
}
else {
  e-stmt1
  :
  e-stmtm
}

      cmp ...
      bnx else
      nop
      t-stmt1
      :
      t-stmtn
      ba next
      nop
else: e-stmt1
      :
      e-stmtm
next: ...
```

How optimize?

Fall 2001

23
