BARRACUDA: Binary-level Analysis of Runtime RACES in CUDA programs

Ariel Eizenberg\textsuperscript{1}, Yuanfeng Peng\textsuperscript{1}, Toma Pigli\textsuperscript{1}, William Mansky\textsuperscript{2}, Joseph Devietti\textsuperscript{1}

\textsuperscript{1}University of Pennsylvania, USA \quad \textsuperscript{2}Princeton University, USA
\{arieleiz, yuanfeng, tpigli\}@cis.upenn.edu, wmansky@cs.princeton.edu, devietti@cis.upenn.edu

Abstract

GPU programming models enable and encourage massively parallel programming with over a million threads, requiring extreme parallelism to achieve good performance. Massive parallelism brings significant correctness challenges by increasing the possibility for bugs as the number of thread interleavings balloons. Conventional dynamic safety analyses struggle to run at this scale.

We present BARRACUDA, a concurrency bug detector for GPU programs written in Nvidia’s CUDA language. BARRACUDA handles a wider range of parallelism constructs than previous work, including branch operations, low-level atomic operations and memory fences, which allows BARRACUDA to detect new classes of concurrency bugs. BARRACUDA operates at the binary level for increased compatibility with existing code, leveraging a new binary instrumentation framework that is extensible to other dynamic analyses. BARRACUDA incorporates a number of novel optimizations that are crucial for scaling concurrency bug detection to over a million threads.

CCS Concepts → Software and its engineering → Software maintenance tools

Keywords → data race detection, GPUs, CUDA

1. Introduction

In recent years, graphics processing units (GPUs) have thoroughly permeated consumer processor designs. It is now essentially impossible to find a smartphone, tablet or laptop without a substantial integrated GPU on the processor die. Utilizing these omnipresent GPUs, however, remains a challenge. Writing correct parallel code, a notoriously difficult task, is exacerbated by the high degrees of parallelism that GPUs demand to attain high performance. GPU programming models have also grown more expressive over time to support increasingly general-purpose GPU (GPGPU) programming. This extra expressiveness, unfortunately, allows many kinds of subtle concurrency bugs to arise, several of which are new and particular to GPGPU programming. Such bugs can introduce complicated consistency model semantics [1, 44] – and even undefined behavior – into programs, making debugging difficult.

Our system, BARRACUDA, seeks to provide precise, efficient race detection for the programming idioms used by real-world programs written in CUDA, Nvidia’s GPGPU programming language. We focus on races among the threads of a single GPU kernel, which requires us to handle low-level synchronization mechanisms like atomics and memory fences. Previous GPGPU concurrency bug detection work has eschewed handling these low-level constructs because they necessitate tracking precise synchronization relationships between individual threads. While conventional CPU programming models can handle such fine-grained synchronization, they struggle with the massive scale of GPU code. In happens-before race detection, for example, each thread in the program has a vector clock, with the vector size equal to the number of threads ($n^2$ storage for $n$ threads). GPU programs can easily reach hundreds of thousands of threads, requiring hundreds of gigabytes of storage for these vector clocks alone, leaving aside other race detection metadata. To scale to real-world GPU programs, BARRACUDA provides new lossless compression techniques for vector clocks that leverage the structure of the GPU thread hierarchy.

To further improve compatibility, we implement BARRACUDA in a new binary instrumentation framework. Our framework operates on PTX code, a virtual assembly language for Nvidia GPUs. By operating on PTX code, our framework can be run directly on existing binaries without recompilation. Furthermore, we naturally handle inline PTX
assembly code, which appears in several of our benchmarks. This paper makes the following contributions:

- We identify a new class of GPU concurrency bugs called branch ordering races.
- We have constructed a concurrency test suite of 66 simple CUDA programs. We use this suite to validate the correctness of both BARRACUDA and CUDA-Racecheck, a race detector from Nvidia.
- We present the BARRACUDA dynamic data race detection algorithm, which handles low-level synchronization idioms like atomics and fences, and uses lossless metadata compression to scale to GPU programs with over a million threads.
- We present a proof that the BARRACUDA algorithm correctly tracks our notion of what it means for a CUDA program to be well-synchronized.
- We have implemented BARRACUDA in a new binary instrumentation framework for CUDA programs that operates at the PTX level. Running a program with BARRACUDA incurs runtime overheads comparable to those of Nvidia’s CUDA-racecheck race detector. Our binary instrumentation framework can serve as a foundation for other CUDA dynamic analyses as well.

2. CUDA Programming Model

To keep this paper self-contained, we provide a brief primer on the CUDA programming model. A CUDA program that runs on a GPU is called a kernel. CUDA uses the single instruction multiple thread (SIMT) programming model wherein a programmer specifies the code for a single thread, and at runtime an entire collection of threads are created with each thread executing the kernel’s code. The collection of runtime threads is known as a grid and has a hierarchical structure. At the highest level of the grid are thread blocks, which are further subdivided into warps, with each warp consisting of up to 32 threads. Thread blocks, and the threads within them, can be organized into a 1-, 2- or 3-D structure, to simplify mapping each thread to the work it needs to do. For simplicity we discuss only 1-D layouts though BARRACUDA handles 2- and 3-D layouts as well.

CUDA programs are written in a variant of C/C++ and compiled to a high-level assembly language called PTX (Parallel Thread eXecution). All PTX instructions are SIMD instructions executed by an entire warp of threads. Scalar or sub-warp execution can be achieved via branches. If a branch condition does not evaluate the same way for every thread in a warp, branch divergence arises. Branch divergence is handled via a SIMT stack (Section 3.3.1) that tracks the active threads within a warp.

CUDA presents a hierarchically-structured set of memory spaces that mirror the thread hierarchy. Local memory is private to each thread, shared memory is shared by all threads within a thread block (but not accessible across thread blocks) and global memory is a single memory space accessible by all threads.

3. BARRACUDA Semantics

In this section we first describe how we convert dynamic PTX instructions into abstract trace operations that are easier to reason about. Next we provide our definition of what it means for a CUDA program to be well-synchronized, and show how to detect races on a trace. We then prove that our algorithm tracks synchronization precisely.

3.1 Modeling a CUDA Execution as a Trace

A program execution is modeled as a trace: a sequence of operations performed by a set of threads. Trace operations are an abstraction over the stream of dynamic PTX instructions to facilitate race detection. Our trace operations are:

• \( \text{rd}(t,x) \) or \( \text{wr}(t,x) \), in which a thread \( t \) reads or writes a location \( x \)
• \( \text{endi}(w) \), used to model a warp \( w \)’s lockstep execution
• \( \text{if}(w) \), in which warp \( w \) begins executing a branch
• \( \text{else}(w) \), in which \( w \) begins executing the else path of a branch
• \( \text{fi}(w) \), in which \( w \) concludes its execution of a branch
• \( \text{bar}(b) \), a barrier for all threads in thread block \( b \)
• \( \text{atm}(t,x) \), in which \( t \) performs an atomic read-modify-write operation on a location \( x \)
• \( \text{acqBlk}(t,x) \), \( \text{relBlk}(t,x) \) or \( \text{arBlk}(t,x) \), in which \( t \) acquires, releases (or both) a synchronization location \( x \) with a block-level memory fence
• \( \text{acqGlb}(t,x) \), \( \text{relGlb}(t,x) \) and \( \text{arGlb}(t,x) \) behave like the block-level versions but with a global fence

Our trace includes operations like acquires and releases, similar to high-level language consistency models like the C++ memory model [7]. Inferring trace operations involves heuristics (so that our traces are fundamentally approximations of the synchronization that actually occurred in an execution) and is complicated by the lack of an official CUDA memory consistency model to define illegal behavior. We describe below a useful set of rules for translating PTX instructions into trace operations.

While PTX instructions represent warp-level operations, e.g., an entire warp performing a vector read from memory, for simplicity we model memory operations (reads, writes, atomics, acquires and releases) as thread-level operations so that we can consider an access to one memory location at a time. However, previous work has taken into account the fact that warps execute in a “lockstep” fashion [47] wherein all operations from warp instruction \( i \) complete before instruction \( i + 1 \) begins. Lockstep warp execution is indirectly acknowledged in the official CUDA documentation, stating...
that cores perform scheduling at warp granularity, a warp executes only one common instruction at a time, and warps are issued in program order \([37] \S4\). The treatment of diverging control flow within a warp also gives evidence that warps execute in lockstep (Section 3.3.1). However, the actual size of a warp can change across architectures, so portable CUDA code should eschew assumptions about warp size, or validate these assumptions at runtime. BARRACUDA’s dynamic analysis checks for races based on the warp size of the current architecture, though in future we could simulate the behavior of smaller/larger warps to find additional latent bugs.

We encode the end of warp \(w\)’s instruction explicitly with an \(endi(w)\) operation. A warp \(w\) performing a read of location \(x\) is thus translated into \(rd(t, x)\) for each active thread \(t\) in \(w\) followed by \(endi(w)\) (see the top part of Figure 1a & 1b).

Normally, given a dynamic trace, control flow constructs like loops, function calls, branches and so forth are only implicitly represented. However, we are the first to recognize that branches in GPUs have synchronization implications, so we include explicit branch operations in a trace. Unconditional control flow constructs like loops and function calls do not require such handling and are implicitly unrolled/inlined in the trace.

Control-flow operations are modeled at warp level as they manipulate the warp-level stack that tracks branches, and would be awkward to model at the level of individual threads. \(if\), \(else\) and \(fi\) operations are readily inferred from static PTX code by examining the targets of branch instructions (see Figure 1). All branches are encoded using \(if\), \(else\) and \(fi\) for simplicity: simpler constructs like an if statement (without an else) can be encoded via an empty else path.

We infer synchronization trace operations as follows. \(bar(b)\) represents a block-wide barrier for thread block \(b\), when every thread in \(b\) having executed the \(bar.sync\) PTX instruction (\(_syncthreads\) in CUDA). Atomic instructions (atom.* in PTX, or atomic* functions in CUDA) from a thread \(t\) to location \(x\) not immediately preceded or followed by a memory fence in static code become standalone atom\((t, x)\) operations (see Section 3.3.2 for more details).

If a store instruction is immediately preceded by a memory fence (membar.cta or membar.g) in PTX, \(_threadfence\) block or \(_threadfence\) in CUDA\(^1\) in static code, the store plus the fence are bundled together into a release operation, with the scope (block or global) determined by the kind of fence used (see the relBlk operation in Figure 1). Acquire operations arise similarly, from a load followed by a fence. An atomic instruction sandwiched between fences acts as both an acquire and a release (like \(arBlk\)). To identify errors in CUDA lock implementations, we treat the atom.cas and atom.exch PTX instructions specially. atom.cas performs a compare-and-swap, commonly used for obtaining a lock, and atom.exch performs a fetch-and-set, commonly used to free a lock. If atom.cas is followed by a fence, we treat them as an acquire. If atom.exch is preceded by a fence we treat them as a release.

Our inferences of acquire and release operations from PTX code are necessarily approximate, as other CUDA code may compile into something that looks to us like an acquire or release operation. If we infer an acquire/release where none existed in the original code, BARRACUDA may consider an execution safe when it actually contains a race. Interestingly, even the CUDA C/C++ API defines synchronization operations in terms of fences and loads/stores/atomics, instead of with high-level acquires and releases. Thus, some inference is necessary whether performing race detection at the PTX or the CUDA C/C++ level. We tuned our in-
ference of acquire/release operations based on litmus tests, documentation, and sophisticated code examples like thread-FenceReduction from the CUDA SDK, and find that our policy avoids any incorrect atomic inference for our benchmarks.

We consider only feasible traces: those where (1) a warp-level memory instruction from warp \( w \) is represented in the trace as a consecutive sequence of memory operations, one for each active thread in \( w \), (2) each of \( w \)'s memory instructions is followed by an \( endi(w) \) operation, and (3) branches are translated appropriately into \( if(w) \), \( else(w) \) and \( fi(w) \) operations.

### 3.2 Synchronization Order

While operations appear in a total order in a trace, that order does not imply that the effects of operations can be linearized. Instead, we derive a partial order called synchronization order from a trace \( \alpha \), written \( a \prec \alpha b \), such that \( a \prec \alpha b \) when \( a \) must occur before \( b \). Synchronization order is the transitive closure of the smallest relation such that \( a \prec \alpha b \) when \( a \) occurs before \( b \) in \( \alpha \) and either:

- \( a \) and \( b \) are both performed by thread \( t \) (intra-thread program order; or
- one of \( a \) or \( b \) is \( endi(w) \), and the other is by a thread that's both in \( w \) and active at the time the \( endi \) is performed (intra-warp program order); or
- one of \( a \) and \( b \) is \( bar(k) \), and the other is by a thread in \( k \) (barrier synchronization); or
- \( a \) and \( b \) are operations on the same synchronization location \( x \) where \( a \) is a release operation and \( b \) is an acquire operation, and both operations are either 1) at block scope within the same thread block or 2) at least one operation is at global scope (inter-thread synchronization)

Given this definition, a data race occurs when two operations \( a \) and \( b \) both access the same location, at least one of them is a write, they are not both atm operations (atomic operations do not race with each other, but do not imply synchronization), and neither \( a \prec \alpha b \) nor \( b \prec \alpha a \) holds (so that the operations are seen as concurrent in the trace).

### 3.3 The BARRACUDA Algorithm

BARRACUDA checks for races by maintaining a tuple of metadata based on vector clocks. A vector clock \( V \) records a timestamp for each thread \( t \) in a system, written as \( V(t) \). The standard comparison (\( \leq \)), join (\( \sqcup \)) and increment (\( inc_t \)) operations on vector clocks are defined as:

\[
\begin{align*}
V \leq V' \iff & \forall t. V(t) \leq V'(t) \\
V \sqcup V' &= \lambda t. \max(V(t), V'(t)) \\
inc_t(V) &= \lambda u. \text{if } u = t \text{ then } V(u) + 1 \text{ else } V(u)
\end{align*}
\]

The minimal vector clock has a 0 timestamp for each thread and is written \( \bot_V \).

Just as with the FASTTrack race detector [20], to save space epochs are sometimes used in place of vector clocks; an epoch \( c@t \) is a reduced vector clock that holds a timestamp for just one thread, and is treated as a vector clock that is \( c \) for \( t \) and 0 for every thread other than \( t \). Because epochs have a single non-zero entry, an epoch can be compared with a vector clock, or another epoch, in \( O(1) \) time using the \( \preceq \) operator. We say \( c@t \preceq V \) when \( c \preceq V(t) \). \( \bot_c \) denotes a minimal epoch \( 0@0 \).

The BARRACUDA analysis state is a tuple \((K, C, S, R, W)\). \( K_w \) is the per-warp stack for warp \( w \) that tracks branch divergence. Each stack entry is an active mask (amask for short) which is the set of threads that are currently active.

\( C_t \) is a vector clock for the thread \( t \): \( C_t(t) \) records the last time at which the thread \( t \) synchronized with \( u \). \( S_x \) represents the synchronization location \( x \), which is an ordinary memory location since CUDA programs often use the same location to store data and for coordination. \( S_x \) is a map from thread block \( \rightarrow \) vector clock, recording the most recent logical time at which some thread from each thread block synchronized with \( x \). \( R_x \) is the read metadata for a location \( x \) recording the most recent reads of \( x \), which can be encoded either as an epoch or as a vector clock. \( W_x \) is a tuple of (write epoch, atomic-bit) for a location \( x \), recording the time of the most recent write to \( x \). The atomic-bit records whether the most recent write to \( x \) arose from an atomic operation or not. Epoch comparison \( \preceq \) with write metadata \( W_x \) ignores the atomic bit. We write \( E(t) \) for the epoch \( C(t)@t \), the current epoch for thread \( t \).

Our initial analysis state \( \sigma_0 \) is the tuple \( (\lambda w. [initActive], \lambda x. inc_t(\bot_V), \lambda x. \bot_V, \lambda x, \lambda \bot_c, \lambda x, (\bot_c, false)) \). Each warp’s initial active mask takes account of the number of threads requested for the grid, as the last warp of each thread block may be only partially full. Each thread initially has an empty vector clock with its own entry incremented, all synchronization locations have empty vector clocks for all blocks, and all memory locations have empty read epochs and empty write epochs without any previous atomic operations.

### 3.3.1 Basic Operations

Figure 2 gives the operational semantics for BARRACUDA for non-synchronization memory accesses and branches. For thread-level memory accesses, if a thread \( t \) is not active (due to a branch), \( t \)'s operation is a NOP – no analysis state is updated. To avoid clutter, each rule implicitly checks that the current thread is active.

Read and write operations are handled essentially as with FASTTrack. Totally-ordered reads can use a compact epoch representation (rule READEXCL), while concurrent reads require a vector clock (rule READSHARED). The first concurrent read, which necessitates a transition from an epoch to a vector clock, is handled by the READINFLATE rule. The WRITEEXCL rule handles totally-ordered writes, and WRITESHARED the first write after concurrent reads. Because the ENDINSN rule increments per-thread logical time after every instruction, the “same epoch” rules of FAST-Track are not needed.
An intra-warp race is always a write-write race, as all active threads within the warp execute the same instruction and reads cannot race.

To faithfully model lockstep warp execution, the individual thread memory operations within a warp instruction run concurrently. This allows us to detect intra-warp races\(^2\). With intra-warp races, according to Nvidia, "the number of serialized writes that occur to that location varies depending on the compute capability of the device ... and which thread performs the final write is undefined" [37 §4.1]. Thus, intra-warp races can result in architecture-specific behavior and nondeterminism. If all active threads within the warp write the same value to a location, we do not consider this a race as the documentation is clear that the outcome is well-defined. Our implementation detects and filters such “same-value” intra-warp races.

The endi rule is used to join all active threads together after all thread-level memory operations complete, and then to fork the active threads again to support detection of future intra-warp races. Note that endi operates only on active threads within a warp w; inactive threads (e.g., those following a different control flow path) are logically concurrent with the active threads, as we explain next.

Branches on GPUs are handled via a hardware SIMT stack [24]. The top of the stack tracks which threads are active along the current control-flow path, and deeper entries support nested control flow. We explain the operation of the SIMT stack along with our semantics. When an if operation is encountered, the set of currently-active threads is split according to the branch condition into two sets: those threads active on the then path and those active on the else path. One of these sets may be empty due to the branch condition. The IF rule uses the splitActive function to capture the actual active masks. The then and else sets are represented as active masks that are pushed onto the stack \(K_w\) for the current warp \(w\). The order in which they are pushed is arbitrary, but determines the order in which the paths will execute. In our IF rule, the else path is pushed first so the then path executes first. While Nvidia states that "the different executions paths have to be serialized" [37 §5.4.2] they do not define the order in which the serialization occurs. These semantics are similar to the way event handlers are treated in event-based concurrency systems like Android and JavaScript [6, 29, 42]. Our semantics treats different paths as concurrent so that we can identify branch ordering races between paths, though our modeling is conservative in that we do not exempt commutative paths. Branch ordering races are a new class of bugs not identified in previous work, and represent a subtle way in which a GPU program’s correctness can implicitly rely on a given architecture and its SIMT stack implementation. Once the then and else active masks are determined, the IF rule joins and forks the then/else paths, capturing the fact that they are now concurrent with the else threads.

else and fi operations are handled the same in our semantics. First we pop the SIMT stack to discard the then/else active mask, respectively, and perform a join and fork of the newly-active threads. For an else operation, this models the beginning of the else path’s execution which is logically concurrent with the then path. For a fi operation, this models threads from both the then and else paths restarting lockstep execution after their branching is complete.
3.3.2 Barriers and Atomic Operations

Figure 3 presents BARRACUDA’s operational semantics for synchronization operations. \texttt{bar(b)} is the simplest operation, representing a barrier for all threads within a thread block \( b \).

The BAR rule has an explicit predicate that all threads in \( b \) are active, as otherwise the Nvidia documentation states that “the code execution is likely to hang or produce unintended side effects” \cite{Nvidia} [B.6]. Executing a \texttt{bar} operation with inactive threads, known as a barrier divergence bug, is detected as an error by BARRACUDA.

The \texttt{INITATOM*} rules handle an atomic operation on location \( x \) where the preceding write to \( x \) was non-atomic. These rules check for ordering with previous reads and the previous non-atomic write, as Nvidia states in the PTX documentation that “atomic operations on shared memory locations do not guarantee atomicity with respect to normal store instructions to the same address.” \cite{Nvidia} [8.7.12.3]. While the documentation leaves the door open for stronger semantics for atomic operations on global memory, recent work \cite{NVIDIA} recommends that programmers avoid making both atomic and non-atomic accesses to the same global memory location, as doing so can exhibit relaxed consistency effects. We adopt a similar approach, and do not consider atomic and non-atomic accesses to synchronize with one another.

The ATOM* rules handle an atomic operation on \( x \) when the preceding write to \( x \) was another atomic. These rules check for ordering with preceding reads, but elide checks of the previous atomic write. Nvidia states that “Atomic functions do not act as memory fences and do not imply synchronization or ordering constraints for memory operations” \cite{Nvidia} [B.12]. We capture this constraint by avoiding checks between atomic operations and also avoiding additions to synchronization order. Thus, atoms alone cannot be used to synchronize between threads.

3.3.3 Memory Fence Litmus Tests

To explore the semantics of inter-thread synchronization, we conducted a series of litmus tests on two Nvidia GPUs: a GRID K520 Kepler GPU, obtained via Amazon AWS, and a GTX Titan X Maxwell GPU on a local machine. We ran variations of the message-passing (mp) litmus test from \cite{NVIDIA}, with different combinations of fences in each thread. The variables \( x \) and \( y \) reside in global memory, the default cache operator is \texttt{.cg} (skipping the incoherent L1 cache), and each test thread runs in a distinct thread block. We utilized \cite{NVIDIA}’s memory stress and thread randomization strategies to provoke weak consistency behavior.

Our results are presented in Figure 4 which shows that using a \texttt{membar.cga} in each thread allows non-sequentially-consistent (non-SC \cite{NVIDIA}) behavior to arise on the K520 GPU, though not on the GTX Titan X. Using a \texttt{membar.gl} in either thread resulted in SC behavior across all our tests on both GPUs. Our results are consistent with \cite{NVIDIA}, which ran only tests with the same fence in each thread. Of course, testing
We can show that the rules of B block, even if the latter operation is at block scope. CQ can synchronize with an acquire/release in any other block. Arent block. A relBlk scoped to the particular thread block in which the current thread resides. The RELBLOCK rule accordingly updates $S_x$ only for the current block. A relBlk in block $b_1$ followed by an acqBlk in block $b_2$ thus does not contribute to synchronization order, as non-SC behavior is possible in this case (Section 3.3.3).

Our litmus tests show that a global fence in just one message-passing thread results in SC behavior. The ACQGLOBAL rule thus joins the vector clocks for all blocks in $S_x$, while RELGLOBAL sets the vector clocks for all blocks in the grid. This ensures that a global release/ acquire in one block can synchronize with an acquire/release in any other block, even if the latter operation is at block scope.

3.4 Correctness

We can show that the rules of BARRACUDA precisely model the synchronization order relation, as indicated by the following theorem.

**Theorem 1** (Correctness). For any feasible trace $\alpha$, there is some $\sigma'$ such that $\sigma_0 \Rightarrow^\alpha \sigma'$ if there are no races in $\alpha$.

As in FASTTRACK, the key invariant is that a thread’s timestamp for itself is greater than any other component’s timestamp for it. In terms of the BARRACUDA analysis state, this means that for each thread $t$, $C_t(t) > C_u(t)$ for any $u \neq t$. $R_x(t) \leq C_t(t)$, $W_x(t) \leq C_t(t)$, and $S_x(t) \leq C_t(t)$. The proof of correctness consists in showing that 1) this invariant is maintained and 2) as long as it is maintained, the $\subseteq$ relation on vector clocks precisely captures the happens-before relation.

The new synchronization operations that appear in our system—endi, bar, if, else, and fi—are all “barrier”-style operations, taking a set of threads and synchronizing with all operations performed by all active threads in the set. Thus, instead of referring to the thread id of an operation, we write $tids(a)$ to refer to the set of threads involved in operation $a$ (if $a$ is not a barrier operation, then $tids(a)$ is a singleton set). We write $a \prec b$ for the trace beginning with the single operation $a$ followed by the sequence $b$, and likewise $a \prec_{\alpha} b$ for the trace that starts with operation $a$, followed by the sequence $b$, followed by the operation $b$. We write $C^a_t$ for the vector clock of $t$ before the operation $a$ is performed, and $C^\sigma_t$ for the vector clock of $t$ after $a$ is performed. Our first lemma is needed to show that a trace in which no races is detected is in fact race-free:

**Lemma 1** (Clocks Imply Synchronization). Suppose that $\sigma_0 \Rightarrow^\alpha \sigma_b \Rightarrow^b \sigma'_b$. For any $t \in tids(a)$ and $u \in tids(b)$, if $C^a_t(t) \leq C^b_u(t)$, then $a \prec_{\alpha \cdot b} b$.

**Proof.** By induction on the length of $\alpha$. If $t = u$, then $a \prec_{\alpha \cdot b} b$ by intra-thread program order. Otherwise, we know that $C^a_t(t) > C^b_u(t)$, so there must be some operation $e$ in $\alpha$ that increases the value of $C_u(t)$; let $e$ be the last such operation. This operation must have been either a bar, acqBlk or acqGlb operation. For bar, there is some $u'$ such that $C^a_t(t) \leq C^b_{u'}(t)$, and $u$ and $u'$ are both in the synchronizing set for the barrier; thus we know that $e < b$ and by the inductive hypothesis $a < e$, allowing us to conclude that $a < b$. If $e$ is an acquire operation, it must have been performed by $u$ (so $e < b$), and there must be some earlier operation $d$ by a thread $u'$ such that $d < e$ and $C^a_t(t) \leq C^b_{u'}(t)$, so by the inductive hypothesis we have $a < d$ and so $a \prec b$.

Our second lemma is needed to show that if a trace is race-free, then no race will be detected. As in FASTTRACK, we use the abbreviation $K^a$ to refer to $C^a$ when $a$ is an acquire operation, and $C^a$ otherwise.

**Lemma 2** (Synchronization Implies Clocks). Suppose that $\sigma \Rightarrow^\alpha \sigma'$ and $a \in \alpha$. For any $t \in tids(a)$ and $u \in tids(b)$, if $a \prec_{\alpha \cdot b} b$ then $K^a(t) \subseteq K^b(u)$.

**Proof.** By induction on the derivation of $a \prec_{\alpha \cdot b} b$. In particular, when synchronization follows from a barrier $e$, then $C^a_t \subseteq C^e_{u'}$ for all $t$ and $u$ in the synchronization set.

Once we have shown that the vector clock $\subseteq$ relation accurately captures the $<$ relation, the rest of the proof of Theorem follows the same argument as the proof of correctness of FASTTRACK.

Although we have proven that BARRACUDA correctly detects races according to our definition of synchronization order, recall from Section 3.1 that synchronization order is derived from an event trace that must be inferred from...
an actual execution. Because this inference is approximate, BARRACUDA may not detect all real races in practice.

4. Implementation

The BARRACUDA implementation takes advantage of the structure of modern heterogeneous systems by offloading much of the race detection analysis to the host CPU, instead of performing race detection directly on the GPU device which would substantially worsen the performance of the target kernel. There are two benefits to our hybrid GPU+CPU approach. First, the host is typically underutilized during kernel execution, as it waits for the results of the kernel. Second, the host is better suited to the memory-intensive work of race detection as a modern multicore can easily have 1-2 orders of magnitude more DRAM than a modern GPU does. A kernel running under BARRACUDA logs all GPU memory accesses, both global and shared, to queues in GPU memory. These queues are then consumed by host-side threads which do the actual race-checking.

We describe the implementation of BARRACUDA in three steps. First, we describe our dynamic instrumentation framework. Then, we explain the GPU memory access logging mechanism. Finally, we describe the implementation of the host-side race detector.

4.1 Dynamic Instrumentation

BARRACUDA supports all modern versions of CUDA, including 7.5 and 8. We implemented our own binary instrumentation framework because existing frameworks, such as GPU Ocelot [17] and GPU Lynx [18], do not support CUDA SDK versions 5.0 or newer. We also considered the SASSI machine-level instrumentation framework [40] but opted against it because it is closed-source and did not support adequate hooks on synchronization instructions.

BARRACUDA is implemented as a shared library injected into the target process using LD_PRELOAD. It intercepts the __cudaRegisterFatBinary() function call, loads the embedded CUDA fat binary, strips out any architecture-specific binary entries, and extracts and decompresses the architecture-neutral PTX assembly code contained in the fat binary. This PTX code is then fed into the instrumentation engine which performs three operations:

- **Merging the GPU-side logging framework.** The GPU-side logging framework is written in regular CUDA. This code is compiled into PTX at build time and stored inside the BARRACUDA library. At runtime, the logging code is merged with the application’s PTX code.

- **Unique thread id calculation.** We add PTX code to the beginning of every kernel to combine the three-dimensional block id and thread id’s into a globally unique value. For the rest of the paper we will refer to this 64-bit value as the TID. All device functions are modified to accept this TID as an additional argument so that the TID is always available for logging calls.

- **Memory and synchronization logging.** We scan the PTX source code and add logging calls to all load, store, atomic, fence, and barrier instructions. As described in Section 3.1, we infer high-level acquire and release operations from the PTX code. Special care is required for predicated instructions: we transform the predicated instruction into a branch and a non-predicated instruction, so that the logging call is covered by the branch. To detect intra-branch races we also add logging calls to all branch convergence points. To reduce logging overhead we avoid some repeated logging of accesses (within the same basic block) to the same memory location, as in some GPU race detection schemes [22] (in particular, we do not log an access to the address in a register if the value of the register has not been changed since the last logged access).

Once the application PTX code is instrumented, the data structures within the CUDA runtime are modified to point to the newly-generated fat binary that includes only the instrumented PTX code. We then relinquish control back to __cudaRegisterFatBinary() and our modified PTX is loaded, JIT-compiled into machine code, and loaded onto the GPU.

The BARRACUDA shared library is also responsible for initializing the GPU-side memory structures used by BARRACUDA. We reserve a configurable percentage (50% by default) of the GPU’s global memory for the shared GPU-CPU queues, and invoke a kernel to initialize this region.

Special care has to be given to device resets, as these will free the memory backing BARRACUDA’s queues. When BARRACUDA intercepts a cudaDeviceReset call, it delays the reset until the queues are fully drained. It also raises an internal flag so BARRACUDA is reinitialized the next time any CUDA library call is intercepted.

4.2 Device-side Logging

BARRACUDA’s GPU logging facility has been designed to be minimal and fast. The core of the GPU-side logging algorithm is a lock-free queue of fixed-size records (Figure 6). The queue contents are tracked via three pointers: a write head, a commit index, and a read head, which track the next entry available for writing by the GPU logging instrumentation, for transferring from the GPU to the host, and for reading by the host race detector, respectively. The queue
uses a virtual indexing scheme with monotonically increasing indices, which are mapped to physical locations by taking their modulus with the queue size. The queue is considered full when the write head is queue-size entries ahead of the read head. Log records are modeled closely on the trace format except that, for efficiency, a record contains the operation for an entire warp. Each record contains fields identifying the warp, the operation, a 32-bit mask of active threads, and 32 entries for the addresses accessed by each thread in the warp (for memory operations). Records are a fixed $32 = 2^5$ bytes in size.

To best take advantage of the memory architecture of the GPU we allocate multiple queues, which can achieve orders of magnitude better throughput than using a single queue. Each thread block sends events to a single queue, though multiple thread blocks may use the same queue. We found the optimal organization to be approximately 1.1 - 1.5 queues per SM (i.e., GPU core). A significant benefit of mapping each thread block to a single queue is that locking can sometimes be avoided in the host-side race detector. For example, the host race detector uses one CPU thread per queue, so operations on shared memory (which are private to a thread block) will always be processed by the same CPU thread, avoiding the need for locking.

Logging operations on the device are performed cooperatively by all threads within a warp $w$. To log an operation, the first active thread within $w$ is selected as the leader $t_l$. $t_l$ reserves an empty slot in the queue, waiting for the CPU to drain queue entries if necessary. Then $t_l$ shares the index of this empty slot with the other threads in $w$, and all threads record their individual memory addresses in parallel. $t_l$ then fills in the warp ID, operation type, and active mask, and makes the completed record visible to the CPU by bumping the commit index (Figure 6). Logging operations use CUDA’s system-level fences to ensure proper memory ordering between the GPU and the CPU.

4.3 Host-side Detector

We implement the BARRACUDA race detection algorithm on the host side. Each GPU queue is allocated a corresponding host thread and GPU stream. Queue draining is the mirror image of the logging algorithm, with the read head used instead of the write head. The detector processes each dequeued event according to the rules given in Section 3.3.

4.3.1 Thread VC Compression

One of BARRACUDA’s key innovations is a more efficient mechanism for tracking the per-thread vector clocks (PTVCs) used to record when each thread has synchronized with each other thread in the program (the $C_t$ state from Section 3.3). In a race detector for conventional multithreaded programs, these PTVCs consume $O(n^2)$ space, where $n$ is the number of threads in the program, but $n$ is at most a few tens of threads in practice. With GPU programs, in contrast, kernels can easily utilize more than one million threads, which entails crippling space overheads. Fortunately, there is often massive redundancy among the entries in each PTVC.

In our analysis of CUDA programs, we discovered that roughly 90% of the time PTVCs have the same value for all threads external to a warp and either 1) the same value for all...
threads in a warp or 2) two distinct values, e.g., along the two branches of an if-else statement. This creates an opportunity for space savings by storing just a few clock values for each warp. **Barracuda**’s PTVC compression is lossless, and always functionally equivalent to a full vector clock.

In Barracuda, PTVCs are managed at warp granularity because it is often the case that threads in a warp have identical PTVCs. PTVCs can be in one of four formats, as Figure 7 illustrates. The simplest case is the CONVERGED format, used when all threads in a warp are executing in lockstep. Consider the PTVC for thread T1 from warp W0 (top execution of Figure 7). The PTVCs for T0, T1 and T2 are managed collectively at warp granularity. The active mask of 0x7 indicates that all 3 threads in W0 are active, and the local clock gives the logical time each thread in W0 has for itself. The block clock indicates that the threads in W0 have never synchronized with the other threads in W0. All other PTVC entries are implicitly 0, indicating that the threads in W0 have not synchronized with other threads outside their block.

The second execution in Figure 7 shows the impact of a block-level barrier. The block clock for W0 is 1 after the barrier, representing the fact that all threads in W0 synchronized with all other threads in the block at time 1. The threads in W0 then move on after the barrier to time 2.

The third execution illustrates the DIVERGED format, which is used to handle the common case of non-nested control flow. T0 takes one path after the if statement, and threads T1 and T2 take the other path. The mask is updated to reflect the active threads (just T1 and T2) along the current path. We introduce a new warp clock field to track the last time the active threads in W0 synchronized with the inactive threads in W0, which was at time 1 before the if statement. Synchronization with threads outside the warp is handled via the block clock as in the CONVERGED format.

The fourth execution illustrates the NESTED-DIVERGED format, which is used to handle nested control flow. Here, the warp clock field is generalized to a vector clock to track the precise times at which the active threads synchronized with each other thread in W0. Thus, the warp clock field is a vector clock with the vector size equal to the number of threads in a warp. Due to the nested if statements, T1 is the only currently active thread, and it last synchronized with T0 at time 1 and T2 at time 2. Synchronization with threads outside the warp is handled via the block clock as in the CONVERGED format.

The final execution illustrates the fully-general SPARSEVCC PTVC format, which is simply an unordered map from threads to clocks. Using a map instead of a vector clock is more efficient because, typically, the entries for most threads are zero. In this example, T1 is the only thread that acquires a lock l which was previously released by thread T7 at time 6. T7 is in a completely different thread block than T1. This point-to-point synchronization between arbitrary, individual threads requires tracking clock values precisely at thread granularity.

**Barracuda**’s PTVC management is integrated with a stack that mirrors the GPU’s reconvergence stack [23], to reduce redundant tracking of the active mask. Each stack entry is 16 bytes and contains the fields listed in the “Barracuda State” portion of Figure 7. Whenever a reconvergence operation occurs, we merge the two divergent cases in the stack by joining their PTVCs (the ELSE-ENDIF rule from Figure 2). **Barracuda** checks for opportunities to use a simpler PTVC format at branches and at reconvergence, as further compression is often possible in these cases.

### 4.3.2 Barriers

Block-level barriers are the most common CUDA synchronization operation. When a barrier operation occurs, we take a block-wide join of all PTVCs (the BAR rule from Figure 3). We optimize this case by continually tracking the highest clock value for each block, so that at a barrier we can simply broadcast this value to each thread’s PTVC.

### 4.3.3 Shadow Memory

The host race-detector maintains a shadow memory containing per-location race detection metadata (Figure 8). This metadata contains a last-write epoch and a last-read epoch (as in FASTTRACK), and, for locations that have been concurrently read, an unordered map from TIDs to clocks that acts as a sparse vector clock. We do not extensively optimize per-location VCs (unlike per-thread VCs) as the case of shared readers is extremely rare in all the CUDA code we examined. Per-location metadata also contains a spinlock and a set of flags for memory location attributes: whether the location was last accessed by an atomic operation (the atomic bit from Section 3.3), has been read concurrently by multiple threads, is used as a synchronization location, and is in global or shared memory. All together, per-location metadata occupies 28 bytes, but 64-bit alignment forces the object to be padded to 32 bytes. Thus, host-side memory usage is 32x that of the GPU, but CPU memory is usually much more abundant than GPU memory. Memory consump-
tion could be substantially decreased if all GPU memory accesses are 2- or 4-byte aligned. Although most of the benchmarks we tested access memory exclusively at 4-byte granularity, BARRACUDA uses 1-byte granularity for generality.

We allocate shadow memory for shared and global memory differently. Shared memory consumption is small (16, 32 or 48KB per thread block in current versions of CUDA) and known at kernel launch, so we preemptively allocate shadow memory for shared memory. A kernel with 512 × 1024 threads each having 16KB of shared memory requires just 16384 × 512 × 32 = 256MB of CPU memory.

Global memory consumption, on the other hand, is not known at kernel launch as allocations can occur concurrently with kernel execution. Thus, for tracking accesses to global memory, we allocate shadow memory on-demand in response to a kernel’s actual global memory accesses. We maintain shadow memory for the GPU’s global memory using a page table where each page holds shadow memory to track 1MB of the GPU’s global memory. When a global memory location is accessed by the GPU we check if it belongs to an allocated page. If not, we lock the root of the page table and allocate a new page of shadow memory.

When loads, stores and standalone atomic operations are processed, BARRACUDA begins by retrieving the appropriate shadow structures for all the addresses accessed by active threads. The code implements the BARRACUDA algorithm as described in Section 3.3. If a race is detected, the offending TIDs are examined to classify the race as a divergence race, an intra-block race or inter-block race.

A memory location \( x \) accessed with acquire and release operations is deemed a synchronization location and tracked specially. GPU code usually has few such synchronization locations, and many programs have none, so storing them in shadow memory would be wasteful. Instead they are stored in their own map (the \( S_x \) map from Section 3.3). For each synchronization location \( x \) we maintain a collection of VCs, representing the various times at which different thread blocks synchronized on \( x \). Each of these per-block VCs is compressed via the scheme described above in Section 4.3.1. For each synchronization location \( x \), the ACQGLOBAL, RELGLOBAL, ACQBLOCK, RELBLOCK rules are thus implemented via join operations between the PTVCs and the per-block VCs of \( x \).

5. Experimental Setup

Our experimental machine is a dual-socket system with two Xeon E5-2620v4 processors, each with 8 cores running at 2.1GHz, and 128GB of RAM. The machine additionally has an Nvidia GTX Titan X GPU which uses the Maxwell architecture and has 12GB of RAM, and 3072 threads across 24 SMs running at 1GHz. The GPU is connected via PCIe x16. The machine uses Ubuntu 16.04 (Linux 4.4.0), Nvidia CUDA Toolkits 7.5 and 8, and version 367.48 of the Nvidia drivers. All benchmarks were built with Nvidia’s nvcc compiler, using the flags -cudart-shared -arch=sm_35 -O.

BARRACUDA is evaluated with the following benchmarks: we use bfs, backprop, dwt2d, gaussian, hotspot, hybridsort, kmeans, lavamd, needle, nn, pathfinder and streamcluster from Rodinia version 3.1 [3]; hashtable from GPU-TM [16, 25]; bfs from SHOC [14]; dxtc and thread-FenceReduction from the Nvidia CUDA SDK 7.5 samples; and block_radix_sort, block_reduce, block_scan, device_partition_flagged, device_reduce, device_scan, device_select_flagged, device_select_if, device_select_unique and device_sort_find_non_trivial_runs from Nvidia’s CUB SDK 1.4.1 samples. Performance measurements are the average of 10 runs, with a full GPU reset between each run.

6. Evaluation

In this section we evaluate BARRACUDA along two axes: ability to detect races precisely, and performance overhead.

6.1 Concurrency Bug Suite

To evaluate the correctness of BARRACUDA, we constructed a CUDA concurrency bug suite consisting of 66 small CUDA programs that exhibit subtle data races or race-free behavior via global memory, shared memory, within and across warps and blocks, and using a variety of atomic and memory fence instructions to implement locks, whole-grid barriers and flag synchronization. BARRACUDA reports races (or the absence of a race) correctly for all 66 of our tests. Nvidia’s CUDA-racecheck [39] reports correctly on only 19 tests, sometimes reporting races where there are none (with intra-warp synchronization), missing races on global memory, and even hanging on the tests involving spinlocks.

6.2 Standard Benchmarks

Table 1 gives more detail about each benchmark used in our evaluation. Column 2 lists the number of static PTX instructions in each program. Column 3 lists the total number of threads used within the largest kernel in each program. Four benchmarks launch more than 1 million threads to run on the GPU simultaneously, and several launch many hundred thousand. Column 4 lists the total global memory used by each benchmark, which is typically small with the exception of DWT2D. There is plenty of space in global memory BARRACUDA to allocate its queues without impinging on the application. Finally, column 5 lists the number of races found by BARRACUDA for each benchmark, and whether the races are in shared memory or global memory. Previous software-based race detectors for CUDA [36, 39, 46, 47] focus on shared memory, and so will not be able to detect the 9 races in global memory that BARRACUDA finds.

Figure 9 shows the fraction of the static instructions in each benchmark that are instrumented by BARRACUDA. Because arithmetic instructions don’t require instrumentation
with BARRACUDA, and they typically comprise the bulk of the instructions in a GPU kernel, BARRACUDA never instruments more than half of the instructions among our benchmarks. The blue bars in Figure 9 show how fewer instructions are instrumented thanks to BARRACUDA’s intra-basic-block logging optimizations (Section 4.1).

Figure 10 shows the performance overhead that BARRACUDA incurs, normalized to native execution. BARRACUDA’s dynamic binary instrumentation approach, which maximizes compatibility with existing CUDA binaries, can incur significant performance overheads. On DWT2D, BARRACUDA’s slowest benchmark, the overhead is 3700x, though the relative overhead for this and many other benchmarks is exacerbated by short running times: DWT2D executes natively in just 90ms. dxtc is BARRACUDA’s slowest benchmark in absolute time and completes in 20 minutes, which is too slow for interactive use but more than fast enough for usable debugging.

hotspot with BARRACUDA reliably runs significantly faster than with native execution. We have traced this issue to differing JIT compilation decisions with and without BARRACUDA, but have not yet pinpointed the issue further.

6.3 Bugs Discovered

Here we describe some of the bugs we discovered with BARRACUDA. In the hashtable benchmark, each thread stores a value in a random key in the hashtable. Each hashtable bucket is protected by a fine-grained lock. The program uses an atomicCAS without a fence to synchronize access to each bucket. BARRACUDA detects two bugs: first, since there is no fence for the atomicCAS, it can be reordered with other operations that manipulate the hashtable bucket. Second, releasing the bucket lock occurs via a non-atomic write without a fence. The hashtable data structures reside in global memory, so the bug is not discoverable by tools that focus only on shared memory [36, 39, 46, 47].

Another interesting race comes from the bfs SHOC benchmark [14]. The graph data structure in bfs is stored in global memory. As multiple threads traverse the graph, they track the distance of each node from the starting node. These updates are performed without atomic operations or fences, and the writes can occur concurrently from multiple blocks. A flag is also concurrently set to 1 from multiple threads. While the CUDA documentation states that multiple writes, from threads within a warp, to the same location are serialized [37, §4.1], no such guarantees are stated for writes beyond a warp.

7. Related Work

Several prior schemes have been proposed for detecting data races in GPU programs. Boyer et al. [36] analyze CUDA programs for data races and inefficient memory accesses. Their race analysis is restricted to shared memory only, and
does not take account of atoms or memory fences. GRace \cite{47} proposed a dynamic analysis to find intra-warp races and inter-warp races via shared memory, using static analysis to prune instrumentation when possible. GMrace \cite{46} detects the same kinds of errors as GRace, but with improved running time. Neither GRace nor GMrace detect any inter-block concurrency bugs, nor bugs related to global memory, atoms, or memory fences. LDetector \cite{34} can find concurrency bugs via both shared and global memory, but it uses value-based checking to detect writes so it may miss bugs that involve a thread overwriting a location with the location’s existing value. LDetector does not handle atoms or memory fences.

HAccRG \cite{27} is a hardware-based data race detector for GPUs. It provides coverage of both shared and global memory and also memory fences. To keep hardware overheads low, however, HAccRG does not track all readers for a given location, which can lead to missed races.

The structured data parallel nature of many GPU kernels makes them well-suited to static verification. The GPUverify system \cite{2,5,10,11,13} uses SMT solving to find data races and barrier divergence. GPUVerify is sound (it does not miss real bugs) up to the CUDA features it supports, though it occasionally reports false races and does not support memory fences or indirect memory accesses. PUG \cite{32} also uses SMT solving to find races and barrier divergence bugs, though its abstractions can cause it to be both unsound and incomplete in some cases. The GKLEE \cite{33} and KLEE-CL \cite{12} systems use dynamic symbolic execution to find bugs in GPU kernels, and GKLEE has been extended to handle atomic operations \cite{9}, but it is difficult to scale symbolic execution beyond small kernels. Leung et al. \cite{31} check for data races and determinism of GPU kernels leveraging the insight that most of a kernel’s execution is independent of its input parameters, leaving only a portion of the kernel that requires dynamic checking. Their dynamic analysis does not, however, handle kernels with atoms or memory fences. Though completeness remains a challenge for static analysis techniques, leveraging verification machinery to filter dynamic instrumentation could be a powerful and complementary optimization for systems like BARRACUDA.

Several papers have focused on elucidating the memory consistency models of GPU architectures. Work targeting AMD GPUs \cite{26,28,45} has culminated in the Heterogeneous System Architecture (HSA) formal memory consistency model \cite{23} adopted by AMD and other GPU manufacturers. In comparison, work on formalizing CUDA’s consistency model is still nascent and driven by 3rd party researchers. Recent work has explored the CUDA memory model via litmus tests: \cite{11} presents an axiomatic memory consistency model for Nvidia GPUs, and \cite{44} identifies fuzz testing strategies to expose concurrency bugs on GPUs. Our definition of synchronization order is informed by this prior work. In contrast to work on litmus testing, we have pursued a new safety property for CUDA that can be dynamically checked without the need for fuzzing or program-specific invariants.

There is a vast literature on data race detection for CPU programming models \cite{15,19,85,41,43}. These prior schemes, FASTTRACK \cite{20,21} in particular, have inspired the design of BARRACUDA. However, these CPU-based schemes are not directly applicable to CUDA programs both because of the sheer scale of GPU kernels and because of new GPU programming model features, like scoped fences and branch ordering, that necessitate the development of new algorithms.

**Acknowledgments**

We thank the anonymous reviewers for their valuable feedback on previous versions of this work. This work was supported by NSF grant XPS-1337174 and a hardware donation from Nvidia. Any opinions, findings or conclusions in this material are those of the authors and do not necessarily reflect the views of these sponsors.

**References**


[34] Pengcheng Li, Chen Ding, Xiaoyu Hu, and Tolga Soyata. LDetector: A Low Overhead Race Detector For GPU Programs. In Proceedings of the 5th Workshop on Determinism and Correctness in Parallel Programming (WODET ’14), 2014.


