![]() |
![]() |
|||||||||
|
Conferences and Journals
[ PIEEE'08 ]
Yen-Kuang Chen, Jatin Chhugani, Pradeep Dubey, Christopher J. Hughes, Daehyun Kim, Sanjeev Kumar, Victor W. Lee, Anthony D. Nguyen, Mikhail Smelyanskiy.
Convergence of Recognition, Mining, and Synthesis Workloads and its Implications.
In the Proceedings of IEEE Journal (Invited Paper), March 2008.
[ ITJ'07 ]
Sanjeev Kumar, Christopher J. Hughes, Anthony Nguyen.
Architectural Support for Fine-Grained Parallelism on Multi-core Architectures.
In the Intel Technology Journal, August 2007.
[ ITJ'07 ]
Yen-Kuang Chen, Jatin Chhugani, Christopher J. Hughes, Daehyun Kim, Sanjeev Kumar, Victor Lee, Albert Lin, Anthony D. Nguyen, Eftychios Sifakis, Mikhail Smelyanskiy.
High-Performance Physical Simulations on Next-Generation Architecture with Many Cores.
In the Intel Technology Journal, August 2007.
[ ISCA'07 ]
Sanjeev Kumar, Christopher J. Hughes, Anthony Nguyen.
Carbon: Architectural Support for Fine-Grained Parallelism on Chip Multiprocessors.
In the Proceedings of IEEE/ACM International Symposium on Computer Architecture (ISCA), San Diego, California, June 2007.
[ ISCA'07 ]
Christopher J. Hughes, Radek Grzeszczuk, Eftychios Sifakis, Daehyun Kim, Sanjeev Kumar, Andrew P. Selle, Jatin Chhugani, Matthew Holliman, Yen-Kuang Chen.
Physical Simulation for Animation and Visual Effects: Parallelization and Characterization for Chip Multiprocessors.
In the Proceedings of IEEE/ACM International Symposium on Computer Architecture (ISCA), San Diego, California, June 2007.
[ PPoPP'06 ]
Sanjeev Kumar, Michael Chu, Christopher J. Hughes, Partha Kundu, Anthony Nguyen.
Hybrid Transactional Memory.
In the Proceedings of ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP), New York, USA, March 2006.
[ Micro'04 ]
Xiaodong Li, Zhenmin Li, Pin Zhou, Yuanyuan Zhou, Sarita Adve, Sanjeev Kumar.
Performance Directed Energy Management for Main Memory and Disks.
In the IEEE Micro Special Issue: Micro's Top Picks from Computer Architecture Conferences, Pages 38-49, November 2004.
[ ASPLOS'04 ]
Pin Zhou, Vivek Pandey, Jagadeesan Sundaresan, Anand Raghuraman, Yuanyuan Zhou, Sanjeev Kumar.
Dynamic Tracking of Page Miss Ratio Curve for Memory Management.
In the Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Boston, Massachusetts, October 2004.
[ ASPLOS'04 ]
Xiaodong Li, Zhenmin Li, Francis David, Pin Zhou, Yuanyuan Zhou, Sarita Adve, Sanjeev Kumar.
Performance Directed Energy Management for Main Memory and Disks.
In the Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Boston, Massachusetts, October 2004.
[ PACT'04 ]
Wen Xu, Sanjeev Kumar, Kai Li.
Fast Paths in Concurrent Programs.
In the Proceedings of ACM/IEEE International Conference on Parallel Architecture and Compilation Techniques (PACT), Nice, France, September 2004.
[ PACT'03 ]
Mauricio Breternitz Jr., Herbert Hum, Sanjeev Kumar.
Compilation, Architectural Support, and Evaluation of SIMD Graphics Pipeline Programs on a General-Purpose CPU.
In the Proceedings of ACM/IEEE International Conference on Parallel Architecture and Compilation Techniques (PACT), New Orleans, Louisiana, September 2003.
[ OSDI'02 ]
Sanjeev Kumar, Kai Li.
Using Model Checking to Debug Device Firmware.
In the Proceedings of USENIX Symposium on Operating Systems Design and Implementation (OSDI), Boston, Massachusetts, December 2002.
[ ISMM'02 ]
Sanjeev Kumar, Kai Li.
Dynamic Memory Management for Programmable Devices.
In the Proceedings of ACM International Symposium of Memory Management (ISMM), Pages 139-149, Berlin, Germany, June 2002.
[ PLDI'01 ]
Sanjeev Kumar, Yitzhak Mandelbaum, Xiang Yu, Kai Li.
ESP: A language for programmable devices.
In the Proceedings of ACM Conference on Programming Language Design and Implementation (PLDI), Pages 309-320, Snowbird, Utah, June 2001.
[ WinNT'99 ]
Yuqun Chen, Stefanos N. Damianakis, Sanjeev Kumar, Xiang Yu, Kai Li.
Porting a User-Level Communication Architecture to NT: Experiences and Performance.
In the Proceedings of USENIX Windows NT Symposium (WinNT), Seattle, Washington, July 1999.
[ ICS'99 ]
Dongming Jiang, Brian O'Kelly, Xiang Yu, Sanjeev Kumar, Angelos Bilas, Jaswinder Pal Singh.
Application Scaling under Shared Virtual Memory on a Clusters of SMPs.
In the Proceedings of ACM International Conference on Supercomputer (ICS), Pages 165-174, Rhodes, Greece, June 1999.
[ SIGMETRICS'99 ]
Sanjeev Kumar, Dongming Jiang, Rohit Chandra, Jaswinder Pal Singh.
Evaluating Synchronization on Shared Address Space Multiprocessors: Methodology and Performance.
In the Proceedings of ACM Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), Pages 23-34, Atlanta, Georgia, June 1999.
[ ISCA'98 ]
Sanjeev Kumar, Christopher Wilkerson.
Exploiting Spatial Locality in Data Caches using Spatial Footprints.
In the Proceedings of IEEE/ACM International Symposium on Computer Architecture (ISCA), Pages 357-368, Barcelona, Spain, June 1998.
[ LSC'98 ]
Sanjeev Kumar, Carl Bruggeman, R. Kent Dybvig.
Threads Yield Continuations.
In the Journal of LISP and Symbolic Computation, Pages 223-236, Volume 10, May 1998.
Thesis
[ PhD'02 ]
Sanjeev Kumar.
ESP: A Language for Programmable Devices.
As Ph.D. Thesis, Department of Computer Science, Princeton University. Available as Princeton University Technical Report TR-646-02, January 2002.
Refereed Workshops and Internal Conferences
[ Intel'07 ]
Sanjeev Kumar.
An Analysis of the Impact of Transactional Memory on RMS Workloads.
At Intel Programming Conference on Parallel Programming, Santa Clara, California, January 2007.
[ SAN'02 ]
Sanjeev Kumar, Kai Li.
Performance Impact of Using ESP to Implement VMMC Firmware.
In the Proceedings of ACM Workshop on Novel Uses of System Area Networks (SAN), Boston, Massachusetts, January 2002.
Patents
[ Patent'04 ]
Sanjeev Kumar, Christopher Hughes, Partha Kundu, Anthony Nguyen.
Hybrid Transactional Memory.
Pending. Filed September 30, 2004.
[ Patent'97 ]
Christopher Wilkerson, Sanjeev Kumar.
Spatial Footprint Prediction.
U.S. Patent No.: 6,535,961. Filed November 21, 1997. Issued March 18, 2003.
Technical Reports
[ UIUC-TR'03 ]
Pin Zhou, Anand Raghuraman, Yuanyuan Zhou, Sanjeev Kumar.
Dynamically Tracking Performance-based Working Set Size and Its Application to Energy-Efficient Memory Management.
As University of Illinois at Urbana Champaign Technical Report 2315, January 2003.
|
||||||||||
![]() |
![]() |
|||||||||