FRANK ASKIN, Esq. PENNY M. VENETIS, Esq. RUTGERS CONSTITUTIONAL LITIGATION CLINIC 123 Washington Street Newark, New Jersey 07102 (973) 353-5687 Attorneys for Plaintiffs

)SUPERIOR COURT Assemblyman Reed Gusciora, Stephanie Harris,)LAW DIVISION) MERCER COUNTY Coalition for Peace Action, and New Jersey Peace Action,)) Plaintiffs,)) v.)Docket No.)MER-L-2691-04 Jon Corzine, Governor of the State of New Jersey (in his official capacity)) and Nina Mitchell Wells, Secretary of State)CIVIL ACTION of the State of New Jersey (in her official) capacity),)) Defendants.)

EXPERT REPORT OF WAYNE WOLF ON FAKE Z80s

INTRODUCTION

- 1. My name is Wayne Hendrix Wolf. My CV is attached as Exhibit A. I am Professor, Rhesa "Ray" S. Farmer, Jr., Distinguished Chair of Embedded Computing Systems and Georgia Research Alliance Eminent Scholar at the Georgia Institute of Technology (Georgia Tech). I hold B. S., M. S. and Ph. D. degrees in electrical engineering from Stanford University. Before joining Georgia Tech, I was on the faculty of Princeton University from 1989 to 2007. I was a New Jersey resident for more than 20 years.
- 2. I have served as an expert witness in several patent lawsuits. I give a partial list in Exhibit B and will complete this list before my deposition. I have testified and/or been deposed in Federal District courts in Portland and San Francisco on several cases between Quickturn, Mentor Graphics, and Aptix which involved FPGA-based emulators; I have been deposed for the Federal District Court of Delaware for WABTEC on train airbrake design; most recently, I testified last fall in Federal District Court in the District of Columbia for a number of camera manufacturers. I have also testified on two occasions at the International

Trade Commission about the Quickturn/Mentor Graphics matters.

- 3. I am an author or co-author of well over 200 technical publications, including a great deal of work published over the past 25 years on microprocessors, embedded software, logic design, and field-programmable gate array systems. I have published research on embedded system security. I helped to create a workshop on embedded system security. I have also published extensively in video processing and computer vision. All such work is directly relevant to my report and testimony. These publications include several books. I believe that three of them are most relevant to this report: Modern VLSI Design [Wol09], FPGA-Based System Design [Wol04]; and Computers as Components [Wol08]. PowerPoint presentations derived from these books are available at http://www.waynewolf.us. I have relied on my research and educational experience in the preparation of this report.
- 4. I have also relied on my experience in FPGA-based system design thanks to my role as chairman of Verificon Corporation. I was lead designer on a realtime computer vision system implemented on a Xilinx

Virtex-II Pro FPGA. As part of this project, I supervised Verificon employees and consultants as well as my Princeton Ph.D. student Jason Schlessman. I also worked with software and hardware designers at Verificon's partner, Yokogawa Electric.

- 5. I have been retained by the plaintiffs in this case to render an opinion on the feasibility of creating what I will call a "Fake Z80", a modified microprocessor that can be used to change election-related data on a voting machine. I have also been retained by the plaintiffs to evaluate and comment on countermeasures proposed by the defendants to detect the Fake Z80 and its associated software. I am working on this matter pro bono.
- 6. A variety of methods can be used to introduce Fake Z80s into large numbers of voting machines and to use these Fake Z80s to execute software that would subvert elections. I will discuss two attack techniques of increasing levels of sophistication. Both techniques are straightforward for an attacker to conceive of and to implement. Each technique is harder to detect than the last. Overall, subverting election machine

behavior using Fake Z80s is easy and cheap to do while detecting these methods is difficult and expensive.

7. This report is dedicated to a detailed explanation of my opinions and their bases, including the definition of a variety of terms. Sequoia's October 2 rebuttal report states on p. 9, referring to previous reports on the feasibility of fake processors, "Frankly, the entire section is a fantasy." I quote from the testimony of Edwin B. Smith, March 19, 2009 (R. at 141:3-6.):

> "Q: You've testified today and written in your report that making a fake z80 chip is a fantasy and pure science fiction, correct?

"A: Yes, that's in the report."

I also quote from the testimony of Michael I. Shamos, March 25, 2009 (R. at 93:7-95:10.):

"Q: Do you know of anyone that has created a z80 processor chip that can steal votes?

"A: [. . .] I think you're talking about a fraudulent z80 chip.

"Q: Yes.

"A: No one has demonstrated that a fraudulent z80 chip could successfully masquerade as a z80. There's no question that on a red board in a

laboratory, you can construct a simulator for a z80
that will not behave as a z80. That is correct.
"Q: Would this be something easy to accomplish?
"A: [. . .] I mean, it's hypothetically possible.
But I haven't considered it a legitimate risk.
[. . .]

"THE COURT: So you don't perceive that as a risk? "THE WITNESS: I don't perceive it as a risk worth worrying about."

Unfortunately, in my professional opinion it is all too easy for an attacker to create such a Fake Z80. The Fake Z80 is neither fantasy nor science fiction and is a very real risk that the Court should worry about a great deal. I and many of my colleagues in industry, government, and academia are very concerned about the threat posed by modified computers to a wide variety of computer systems.

8. So that the reader has a point of reference while reading my opinion, I have created a chart that summarizes my opinions on the techniques that can be used to create Fake Z80s that can be used to alter election results:

	Skill required	Time required	Cost per unit for 500 units	Cost per unit for 10,000 units
Bare FPGA repackaged in DIP	Logic design (college junior)	56 hours	\$70	\$70
VLSI	VLSI design (college senior/master's)	1000 hours	\$640	\$80

9. This report considers practitioners in three related but distinct arts: logic design, VLSI design, and embedded computing. By logic design, I mean general logic design as would be understood by computer engineers, targeting field-programmable gate arrays (FPGAs), programmable logic devices (PLDs), etc. The primary medium for logic design today would be hardware description languages (HDLs), though some designers may still prefer schematic diagrams. By VLSI design, I mean semicustom or custom design involving circuit and layout design of integrated circuits as well as logic design. By embedded computing, I mean the use of programmable computers in applicationspecific systems.

FPGA TECHNOLOGY

10. Mr. Terwilliger's report of February 19 states that FPGAs do not have enough memory to hold all the software required to control the subversive behavior

of the Fake Z80. He does so to claim that an FPGA with the required amount of memory would be very expensive and that relatively few models with enough memory are available. However, Mr. Terwilliger makes several misstatements about FPGAs as well as an incorrect estimate of the amount of software that needs to be stored on the FPGA. FPGAs with the required memory are much cheaper and plentiful than Mr. Terwilliger allows.

- 11. Specifically, Mr. Terwilliger makes four incorrect statements about these matters:
 - Mr. Terwilliger states that semiconductor memory is implemented in logic gates, whereas it is in fact implemented with specialized circuits.
 - Mr. Terwilliger states on page 6 of his February 19 report that "The basic unit of capacity for an FPGA is a 'gate'" whereas Xilinx FPGAs use static CMOS configuration latches to implement their logic gates. That SRAM can also be used directly as memory.
 - Mr. Terwilliger believes that most FPGAs have a limited amount of memory, whereas many FPGAs have large amounts of on-chip memory.
 - Mr. Terwilliger believes that an attacker would have to store both unmodified and modified software in the FPGA, whereas not all of the voting machine memory contents would have to be resident on the chip.
- 12. The two major types of volatile semiconductor memory are dynamic random access memory (DRAM) and static

random access memory (SRAM). SRAM generally uses a six-transistor circuit (cell) to store one bit of memory, though five-transistor cells are also known. The DRAM cell consists of a transistor and a storage capacitor.

- 13. Mr. Terwilliger states on page 6 of his February 19 report that "The basic unit of capacity for an FPGA is a 'gate'" but FPGAs such as Xilinx implement logic gates using lookup tables. These lookup tables are in turn implemented using static CMOS configuration latches (CCLs). For example, a 4-input gate in one of these FPGAs would be implemented as a 16-bit table. These tables can be used directly as memory rather than as logic. Any count of the available memory in an FPGA that ignores this source of RAM is therefore low.
- 14. Modern FPGAs provide designers with a great deal of available memory. In addition to RAM, some FPGAs also supply on-board flash. Consider, for example, the Spartan-3AN FPGA family from Xilinx [Xil08]. The XC3S200AN has 288K bits of block RAM and 28K bits of distributed RAM as well as 4M bits of in-system flash.
- 15. Mr. Terwilliger seriously overestimates the amount of memory required to subvert the voting machine's

software using the Fake Z80. If an attacker modifies only a portion of a voting machine's firmware, the Fake Z80 could be created so that only the modified sections of memory are stored on the Fake Z80 chip. This means that only a small amount of memory is required on the FPGA to store the malware. Many inexpensive FPGAs have the required amount of memory.

FAKE Z80 DESIGN

- 16. An attacker could very easily design and build a Fake Z80 that could be used to subvert the behavior of AVC Advantage voting machines. An attacker with skills in logic design could complete the design of the Fake Z80 by himself or herself. An attacker could also find thousands of people around the world who could perform this work, without those people knowing the intended use of the device they were designing.
- 17. An attacker must first design the logic for the Fake Z80 and then embody that logic in either an FPGA or a VLSI chip. The design of the Fake Z80 is very simple because designs for real Z80s are freely available on the Internet. Mr. Terwilliger, in his January 9 deposition (pp. 80-81), when asked:

Are you familiar with Dr. Appel's assertion that a fraudulent or fake Z80 chip that does not follow legitimate firmware instruction could be installed on to the Advantage?

replied

"Frankly, it sounds like science fiction." As discussed elsewhere in this report, Mr. Terwilliger's views are shared by Mr. Smith and Dr. Shamos. Unfortunately, because Z80 logic designs are so easy to find and the necessary logic design skills are held by so many people, the threat of Fake Z80s is very real.

18. Logic design is a skill held by many practitioners. These skills may be acquired at universities in various departments, depending on how fields and courses are arranged at the institution. Computer engineering, electrical engineering, or computer science departments could address the relevant skills. I would expect that the holder of a bachelor's degree in the appropriate subject from a top 50 engineering school who has graduated within the past 10 years should have the relevant skills. I would expect that in the neighborhood of 10,000 practitioners in the

United States would meet the test of having ordinary skill in this art.

- 19. While at Princeton, I created in the 1990s the course ELE 375, Computing Structures, which continues to be taught. This is an undergraduate course normally taken in the junior year. As part of their work in this course, students designed and implemented a PDP-8 computer in Xilinx FPGAs. The PDP-8 is computer that is similar in complexity to the Z80. Students who entered this course had taken only one prior course in logic design and had limited experience in hardware description languages or computer organization. They designed the PDP-8 from scratch during a 12-week semester. Many other universities in the U.S. teach classes that train students in logic design and computer organization and would provide excellent training for the Fake Z80 attack.
- 20. Embedded computing is a skill held by many practitioners. The use of a Z80 to build a voting machine is an example of embedded computing. Courses in microprocessor-based system design and embedded computing are widely taught in universities. As I noted in my embedded computing column in *IEEE Computer*

magazine [Wol06], at least a half million
practitioners worldwide have basic skills in embedded
software design.

- 21. I created embedded computing courses at both Princeton and Georgia Tech. Similar courses are taught at many U. S. universities. These courses are typically taken by juniors. Students who complete one of these courses would be well versed in the fundamentals of both the hardware and software aspects of embedded computing systems. Such skills would help the attacker in the hardware and software aspects of using Fake Z80s to subvert AVC Advantage voting machines.
- 22. A Fake Z80 can be created by starting with an existing Z80 design and making a few small changes to that design. I believe that the changes required to build a Fake Z80 to execute the attacker's code at the proper time during operation are small and within the competence of someone of ordinary skill in the art of logic design.
- 23. I have studied the tv80, an open source Z80 implementation coded in the Verilog hardware description language. I obtained this code over the Internet from opencores.org. Based on my analysis, I

estimate that someone of ordinary skill in the art could create a Fake Z80, implemented in an FPGA, in 56 hours: 24 for HDL design, 16 hours for functional verification, 8 hours for FPGA implementation, and 8 hours for implementation verification. I believe that one of my ELE 375 students could do the job in considerably less time.

PACKAGED AND BARE FPGAS IN DIPS

- 24. The completed logic design for the Fake Z80 could be embodied in a field-programmable gate array (FPGA) for insertion into AVC Advantage voting machines. The design times that I quoted in the last section include the time required to map the logic design into the chosen FPGA.
- 25. My design estimates lead me to conclude that the Xilinx XC3S200AN-4FTG256C part has more than enough logic and memory capacity to embody the Fake Z80 and the modified software needed to corrupt election results.
- 26. I checked the price of Xilinx Spartan-3AN parts on Sunday, April 5, 2009, at the DigiKey Web site (<u>http://www.digikey.com</u>). They quoted a price of \$15.84 for the XC3S200AN-4FTG256C. I believe that quantity

discounts would be available to further reduce this price.

27. Integrated circuits (chips) are too fragile to be used as-is. We therefore put them in packages that make them easier to handle. One such package is the dual inline package (DIP). Here is a photo of a DIP, taken from my book *Modern VLSI Design*:



The DIP takes its name from the two rows of pins along the sides of the package. These pins would connect to the motherboard of the AVC Advantage. Inside the package, the pins are electrically connected to the proper points of the chip. DIPs may be made of different materials, such as ceramic or plastic. Packaging materials differ in their cost, resistance

to environmental chemicals, and thermal characteristics.

- 28. These FPGAs would have to be repackaged to appear as real Z80s on the motherboard. I believe that an attacker could remove the chip from its original package and repackage this "bare" FPGA to conform to the real Z80's packaging. The same technology used for delidding is one candidate for removing the FPGA from its original packaging.
- 29. I discussed the cost of packaging with Lee Matheson, Quality Assurance Manager at Lansdale Semiconductor. He told me that the cost of packaging a chip in a ceramic package \$55/each while the cost of packaging in a plastic package is \$8/each.
- 30. Based on the cost of purchasing FPGAs and repackaging them, I estimate the cost of an FPGA-based Fake Z80 in a ceramic package to be approximately \$70.

VLSI FAKE Z80

31. An attacker could also design a VLSI Fake Z80, by which I mean a semicustom or custom integrated circuit. Designing and manufacturing the VLSI Fake Z80 is reasonable in terms of time and costs \$80 per chip

to supply a Fake Z80 for every AVC Advantage machine used for voting in New Jersey. As I recall from my many years in New Jersey, this amount is small compared to the amount of money spent in many New Jersey election campaigns.

- 32. VLSI design is a more refined art than logic design but I would expect that graduates of top 50 engineering programs would be able to acquire those skills if they so desire. I would expect that thousands of people in the United States would be of ordinary skill in this art, at least for the level of skill required to design the chips at issue here.
- 33. While at Princeton, I taught ELE 462, Design of VLSI Systems. This course was often taken by seniors as well as beginning graduate students. In this course, students designed a semicustom or custom VLSI integrated circuit, including logic design, circuit design, layout, and verification.
- 34. Logic design and VLSI design are practiced in other countries outside the United States. For example, I have received many messages from instructors at small schools in India requesting information or help with my book Modern VLSI Design. As you can see from my CV,

that book has been translated into Chinese. I would expect that thousands of designers in foreign countries would have skills in logic design or VLSI design.

- 35. An attacker who wanted to build a VLSI Fake Z80 would start with the HDL design of the Fake Z80, such as a modified tv80. The attacker would then use computeraided design (CAD) tools to build and verify the VLSI implementation. I believe that this task could be accomplished in about 1000 hours, or about 6 months of 8-hour days. This task could reasonably be accomplished by a single person with the appropriate skills.
- 36. In order to fit the additional logic and memory required for the Fake Z80 onto the same size chip, the attacker simply designs the Fake Z80 in a manufacturing process that uses smaller transistors than those used by the Zilog part. The Zilog Z80 is a very old part. We have much more advanced manufacturing technologies that are available at very reasonable costs. An attacker could put a large amount of extra logic on the same size die without any trouble.

- 37. The designer of a VLSI Fake Z80 could make it look like a real Z80 even after delidding by putting a fake top layer on the chip. This fake layer would be identical in appearance to that of the Zilog part but would be non-functional. The Fake Z80 designer would simply need to connect the pads on the fake layer to the real pads below to make the connections to the package; this is simple to do. One could not detect the addition of the extra layer by measuring the height of the chip because each layer is only a few microns thick.
- 38. I also discussed the cost of manufacturing Z80-style chips with Mr. Matheson of Lansdale Semiconductor. The one-time, non-recurring engineering (NRE) costs would total approximately \$140,000. The actual chip fabrication for 10,000 units would be just under \$100,000, based on a cost of \$2000 per wafer. The cost of putting each chip in a ceramic package is \$55/ea while the cost of a plastic package is \$8/ea. This would come to \$79 per chip for a ceramic package; let's use the figure of \$80/ea for simplicity. If the attacker wanted to create only 500 VLSI Fake Z80s, the cost per chip would be \$631, which we will round up to

\$640. Since the incremental costs of extra chips does not require additional NRE costs, an attacker could easily scale up his or her attacks beyond New Jersey. An attacker could recoup some of his or her costs by selling additional Fake Z80s, either on the open market without disclosing its Fake Z80 attributes or directly to others who wish to subvert other devices that use Z80s.

COUNTERMEASURES PROPOSED BY DEFENDANTS

39. Defense witnesses Mr. Smith and Mr. Terwilliger have proposed several countermeasures to detect Fake Z80s: visual inspection of the printed circuit board; xraying of the printed circuit board and/or purported Zilog Z80 part; delidding and of the purported Zilog part and visually inspecting the chip within the package; and analysis of radio frequency emissions.

Problems with all of defendants' countermeasures

40. Mr. Smith and Mr. Terwilliger's discussion of both Xraying and delidding has implicitly assumed that all the Zilog parts used in all the extant voting machines in New Jersey are the same. That assumption may not be true and needs to be verified before these countermeasures can be trusted. If there is more

than one type of real Z80 part in the field, then Xraying and delidding are likely to lead to a large number of false positives that would make inspections much more expensive and time-consuming.

- 41. Semiconductor manufacturers like Zilog may modify parts for a number of reasons. They may, for example, change the layout to fix bugs or to improve their manufacturing yield. As part of this work, they may modify the top layer of the chip.
- 42. Semiconductor manufacturers may also redesign the part for a new manufacturing process. The semiconductor industry has steadily increased the number of transistors on a chip for decades. Redesigning a chip for a new process can make the chip much smaller and cheaper to produce. This cost-reduced chip could have been put in the same package by the manufacturer. Unfortunately, x-raying or delidding would indicate that the chip was a different size and had a different set of features visible on the exposed chip, causing an inspector to erroneously flag a voting machine as having been tampered. These false positives would make the inspection process both more expensive and time-consuming.

43. Dr. Appel's report indicates that the AVC Advantage has gone through software revisions, which is to be expected. I have seen no indication of the types of records that exist about any revisions or maintenance to the hardware. In order for x-raying and delidding results to be cost-effective and reliable, a careful audit would have to be made of the board revisions and the Zilog Z80 parts used to stuff those boards.

Visual inspection of the motherboard

- 44. Visual inspection requires removing the circuitboard from the voting machine. The board would have to be replaced in the machine after visual inspection. This requires time and effort that increases the cost of the task. As I know from personal experience, every time one removes a board from a machine, one runs the risk of damaging the board and/or its associated connectors.
- 45. Visual inspection would not catch any device that had been put in a conforming DIP package. Visual inspection of the motherboard is not an effective countermeasure for either the repackaged FPGA or VLSI Fake Z80 implementations that I have discussed above.

X-ray

46. Slide 3 of Mr. Smith's PowerPoint presentation shows two X-rays with the caption "One of the FPGAs and the Z80 silicon under X-Ray Note the size difference in the silicon." These X-ray images are misleading because most of what they show is the leads that connect to the chip. The sunburst pattern around each of the chips is the set of leads that go from the bonding wires out to the pads. The defendants chose to compare two packages of different size and shape. Therefore, simple visual inspection would show that the packages are different and X-ray analysis would not be necessary. The chips are near the middle of each of these lead sets; the figure does show the dimensions of each of the chips: 0.121" x 0.145" for one and 0.143" x 0.159" for the other. The inspector needs to compare the size of the chip under inspection to the size of the chip that should be installed. Note that each of the chips is embedded in a larger gray field, making it harder for an inspector to determine the size of the chip. The inspection proposed by the defendants is considerably more subtle than, for example, testing whether a manufacturer simply failed to put any chip into a package. I have seen no

testimony as to the time and cost required to perform the required X-ray inspection at an acceptable error rate.

- 47. X-ray analysis cannot determine any details of the circuitry on the chip. It might not detect an FPGA that had been removed from its original package and repackaged if the FPGA were close enough in size to the real Z80. Given the advances in semiconductor technology and the FPGA manufacturers' interest in producing low cost (and therefore small) parts, we cannot dismiss the possibility out of hand such an FPGA is commercially available.
- 48. X-ray analysis requires not only that the motherboard be removed, but that the board also be sent to a facility for X-raying. I discussed the difficulties and risks of removing and replacing the circuitboard in paragraph 44. Those same difficulties and risks are also involved when the motherboard is removed and replaced.
- 49. X-ray analysis could not identify a VLSI Fake Z80 that was the same physical size and shape as the real Z80 that should have been installed in the machine.

Delidding

- 50. Delidding and visual inspection of the chip inside the package would identify FPGAs. It would not identify a VLSI Fake Z80 that was the same physical size and shape as the proper Z80 and had a decoy top layer conforming to the real Z80's appearance. As I discussed above, an attacker can easily make a VLSI Fake Z80 that would evade detection by delidding.
- 51. Delidding requires not only that the motherboard be removed, but that the board also be sent to a facility for removal of the chip and its delidding. I discussed the difficulties and risks of removing and replacing the motherboard in paragraph 48.

Radio frequency analysis

52. Analysis of radio frequency (RF) emissions from the voting machine has been proposed as a countermeasure to the use of Fake Z80s. RF analysis as a means of detecting Fake Z80s would require a great deal of experimentation and may not work. As a result, this countermeasure is highly speculative. One difficulty is that signatures would have to be found that could distinguish between modified and unmodified voting machine behavior.

But a more fundamental concern with RF emissions 53. analysis is making the RF measurements themselves. The Federal Communications Commission (FCC) regulates the amount of electromagnetic interference (EMI) that can be generated by devices. Many devices therefore use shielding to prevent radio frequencies from leaving the device. The metal casing that encloses the Z80 motherboard is not only used to physically enclose the motherboard. It is a Faraday cage, a physics term for a closed electromagnetic shield. (In fact, I suspect that it is primarily an RF shield and its anti-tamper role is secondary.) I believe that any radio antenna used to pick up RF emissions for analysis would have to be placed within the metal casing. If the seals had to be removed and replaced, the time and cost of this countermeasure would be much higher.

CONCLUSIONS

54. In summary, a series of technical advances have made the design and manufacturing of Fake Z80s well within the means of attackers. When I was an undergraduate at Stanford, the Z80 was a state-of-the-art chip. Today, it is a well-understood and easily replicated technology. The logic design of a Fake Z80 would start

from Z80 designs available over the Internet and could be completed in less than two weeks' time. Inexpensive FPGAs could be used to embody the Fake Z80 and these Fake Z80 FPGAs could be packaged to evade visual inspection of the motherboard. An attacker could build a VLSI Fake Z80 with a fake top layer that would evade visual checking of the chip even after delidding. Methods for checking for Fake Z80s are not feasible or cost-effective. They require significant manipulation of the machine, which costs time and money. These manipulations also risk breaking the voting machines.

Wayne Wolf

Dated: April 7, 2009 Atlanta, Georgia

REFERENCES

[Wol04] Wayne Wolf, FPGA-Based System Design, P T R Prentice Hall, 2004.

[Wol08] Wayne Wolf, Computers as Components: Principles of Embedded Computing System Design, 2nd ed., Elsevier, 2008.

[Wol09] Wayne Wolf, Modern VLSI Design: IP-Based Design, 4th ed., Prentice Hall Professional, 2009.

[Wol06] Wayne Wolf, "A half-million strong at least," IEEE Computer, 39(9), September 2006, pp. 109-110.

[Xil06] Xilinx, "Spartan-3AN FPGA Family Data Sheet," DS557, June 2, 2008, available at http://www.xilinx.com.

Sequoia Rebuttal Report, October 2, 2009.

Expert Report of Paul Terwilliger, February, 19, 2009.

Power Point, Edwin Smith, undated.

Trial testimony, Edwin Smith, March 18 and 19, 2009.

Deposition testimony, Paul Terwilliger, January 9, 2009.

Trial testimony, Michael Shamos, March 25, 2009.

Expert Report of Dr. Andrew Appel, August 28, 2008.

EXHIBIT A

· ...

Wayne Hendrix Wolf 2546 Echo Drive NE Atlanta, Georgia, 30345

Personal Information

Date of Birth August 12, 1958 in Washington, D. C.

Citizenship USA.

Telephone voice (404) 228 5767; fax (404) 228 8203.

Education

April, 1984 Doctor of Philosophy, Electrical Engineering, Stanford University. Thesis title: Two-Dimensional Compaction Strategies. Advisor: Prof. Robert W. Dutton.

June, 1981 Master of Science, Electrical Engineering, Stanford University.

June, 1980 Bachelor of Science, Electrical Engineering, Stanford University. Graduated with distinction.

Employment

July, 2007—present Professor, Rhesa "Ray" S. Farmer Distinguished Chair in Embedded Computer Systems, Georgia Research Alliance Eminent Scholar, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta GA. Teach classes in embedded computing and electrical and computer engineering. Conduct and supervise research. Courtesy appointments in the School of Computer Science, College of Management, and Bioengineering Program.

July, 1998—June, 2007 Professor of Electrical Engineering, Princeton University, Princeton NJ. Teach classes in embedded computing, VLSI design, computer architecture, and multimedia. Conduct and supervise research in computer-aided design of digital systems, VLSI systems, embedded computing systems, digital video architectures, and multimedia computing systems. Also Associated Faculty, Department of Computer Science.

March 2003—present Director/Secretary/Vice President, Verificon Corporation. Develop and license smart camera technology for surveillance and industrial applications.

October 2001—July 2002 Chief Technical Officer, MediaWorks Technology, Schaumburg IL. Responsible for product definition, technology development, and chip design.

July 2001—October 2001 Chief Scientist and Principal SoC Architect, MediaWorks Technology, Schaumburg IL. Responsible for product definition and technology development.

July, 1995—June, 1998 Associate Professor of Electrical Engineering, Princeton University, Princeton NJ. Taught classes in embedded system design, computer architecture, computer-aided design of digital systems, and digital video. Conducted and supervised research in computer-aided design of digital systems, VLSI systems, embedded computing systems, digital video architectures, multimedia computing systems, and digital video libraries.

September, 1989—June, 1995 Assistant Professor of Electrical Engineering, Princeton University, Princeton NJ. Taught classes in VLSI design, embedded system design, computer architecture, computer-aided design of digital systems, and digital video. Conducted and supervised research in embedded systems, digital video architectures and algorithms, and computer-aided design of digital systems.

September, 1988—June, 1989 Visiting Lecturer in Computer Science, Princeton University, Princeton NJ. Taught CS/EE 420, "Design of VLSI Systems," and CS 598C, "Advanced Topics in Computer Science: Computer-Aided Design."

August, 1984—September, 1989 Member of Technical Staff, AT&T Bell Laboratories, Murray Hill NJ. Conducted research in computer-aided design of digital systems: automatic layout, design representation,

register-transfer synthesis. Supervised work of co-op and summer students. Supervisors: Dr. Alfred E. Dunlop, Dr. Wolfgang Fichtner.

March, 1984—June, 1984 Lecturer, Stanford University, Stanford CA. Taught EE 271, "Introduction to VLSI Systems," and EE 272B, "Testing and Simulation for VLSI."

January, 1984—March, 1984 Teaching Associate, Stanford University, Stanford CA. Taught EE 272A, "VLSI Design Project," with Prof. Manolis Katevenis.

March 1978—March, 1984 Research Assistant, Stanford University, Stanford CA. Conducted research in VLSI design, maintained computer systems. Supervisor: Prof. Robert W. Dutton.

various times Consultant. Held consultancy or summer student positions at Silvar-Lisco, Valid, Digital Equipment Corporation, Hewlett-Packard, NEC C&C Research Lab, AT&T, Intel, Quickturn, Mentor Graphics, Advance, Inc., Clever Systems, WABTEC, Synopsys, NextSierra, Eastman Kodak.

visiting positions Visiting Professor, De Montfort University, Leicester, England (1999-2002). Visiting Professor, Stanford University (2001-2002 academic year.)

Selected Professional Activities

Vice President of Finance, IEEE Council on Electronic Design Automation, 2005-2007. General co-chair, IEEE CASES conference, 2006. Chair, ACM EMSOFT Conference, 2005. Co-Chair, IEEE MPSOC Workshop. Program co-chair, CASES conference, 2002. Board of Governors, IEEE Circuits and Systems Society, 1998-2000. Editor-in-chief, *ACM Transactions on Embedded Computing Systems*, 2001-2007. Editor-in-chief, *IEEE Transactions on VLSI Systems*, 1999-2000. Co-Editor-in-Chief, *Design Automation for Embedded Systems*, 1996-2005. General chair, ICCD '96. Workshops Chair, ACM MultiMedia '96. Technical program chair, ICCD '95. Program committee, CODES/CASHE 1996. Technical program chair, 1994 IFIP/ IEEE/ACM International Workshop on Hardware-Software Co-Design (CODES). General chair, 1993 IEEE/ACM International Workshop on Hardware-Software Co-Design. Chair, Embedded Systems Track, ICCD '93. Program chair, 1992 IEEE/ACM International Workshop on Hardware-Software Co-Design. Chair, Embedded Systems Track, ICCD '93. Program committee, ACM International Workshop on Hardware-Software Co-Design. Vice Chair, Computer-Based Systems Track, IEEE ICCD '92. Program committee, ICCAD '99, '95, '94, '93, '92. Program committee, ACM International Workshop/Symposium on High-Level Synthesis 1994, 1992, 1989, 1988. Program committee, International Symposium on System Synthesis, 1995, 1996, 1998, 1999. US Vice Chair, IEEE VLSI Skills Assessment Inventory committee. Program committee, 1989 ACM/ IEEE Module Generation and Silicon Compilation Workshop.

Fellow, ACM, IEEE. Member, SPIE, ASEE.

Awards

IEEE Circuits and Systems Society Education Award, 2006.

ASEE Frederick E. Terman Award, 2003.

IEEE Computer Society Golden Core Award, 2002.

Fellow, Association for Computing Machinery, 2001.

Fellow, Institute of Electrical and Electronics Engineers, 1998.

Elected to Phi Beta Kappa and Tau Beta Pi.

Dissertations and theses supervised

Mark Reichelt, An Improved Cell Model for Hierarchical Layout Compaction, S. M. Thesis, Massachusetts Institute of Technology, May, 1987 (with Prof. Jonathan Allen).

Andres Takach, An Automata Model for the High-Level Specification and Synthesis of Digital Circuits and Systems, Ph.D. dissertation, Princeton University, August, 1993.

Tien-Chien Lee, Behavioral Synthesis of Highly Testable Data Paths in VLSI Digital Circuits, Ph.D. dissertation, Princeton University, September, 1993 (with Prof. Niraj Jha).

Chun-Yao Huang, Joint Datapath/Controller Performance Optimization of VLSI Systems, Ph.D. dissertation, Princeton University, August, 1994.

Ti-Yen Yen, Hardware-Software Co-Synthesis of Distributed Embedded Systems, Ph.D. dissertation, Princeton University, June, 1996.

Santanu Dutta, VLSI Issues and Architectural Trade-offs in Advanced Video Signal Processors, Ph.D. dissertation, Princeton University, July, 1996.

Michael Kozuch, Video Service Systems for Networked Video Libraries, Ph.D. dissertation, Princeton University, July, 1997 (with Prof. Andrew Wolfe).

Yanbing Li, Hardware-Software Co-Synthesis of Embedded Real-Time Multiprocessors, Ph.D. dissertation, Princeton University, August, 1998.

Hong Heather Yu, Digital Multimedia Library Indexing and Retrieval, Ph.D. dissertation, Princeton University, August, 1998.

Zhao Wu, Architectural Evaluation of Multi-Cluster Wide-Issue Video Signal Processors, Ph.D. dissertation, Princeton University, August, 1999.

David Rhodes, Real-Analysis, ALAP-Guided Synthesis of Real-Time Embedded Systems, Ph.D. dissertation, Princeton University, August 1999.

Jason Fritts, Architecture and Compiler Design Issues in Programmable Media Processors, Ph.D. dissertation, Princeton University, January 2000.

Haris Lekatsas, Code Compression for Embedded Processors, Ph.D. dissertation, Princeton University, August 2000.

Yuanlong Wang, A Distributed Architecture and Crossbar Scheduling Algorithm for High Performance Switch Fabrics, Ph.D. dissertation, Princeton University, May 2002.

Yuan Xie, Code Compression Architectures and Algorithms for Embedded Systems, Ph.D. dissertation, Princeton University, August 2002.

Tiehan Lv, Design and Analysis of a Real-Time Video Human Gesture Recognition System, Ph.D. dissertation, Princeton University, August 2004.

Shengqi Yang, Low-Power System Design: Considering Reliability and Security, Ph.D. dissertation, Princeton University, March 2006.

Senem Velipasalar, Multi-Camera Systems: Tracking on Peer-to-Peer Systems, Patio-Temporal Event Detection, and Video Synchronization, Ph.D. dissertation, Princeton University, November 2006.

Changhong Lin, Design and Implementation of Distributed Real-Time Camera Systems, Ph.D. dissertation, Princeton University, January 2007.

Jiang Xu, Design, Modeling, and Analysis of Networks-on-Chips for Systems-on-Chip, Ph.D. dissertation, Princeton University, January 2007.

Cheng-Yao Chen, Distributed Multi-Modeal Human Activity Analysis: From Algorithms to Systems, Ph.D. dissertation, Princeton University, November 2007.

Chia-Han Lee, Power-Efficient Integrated Cognitive and Software Radio System, Ph.D. dissertation, Princeton University, 2008.

Ahmed Abdallah, "Design of Experiments and the Empirical Development of Embedded System Platforms," Ph.D. dissertation, Princeton University, September 2008.

Patents

U. S. Patent #5,708,767, Jan. 13, 1998, "Method and apparatus for video browsing based on content and structure," B. L. Yeo, M. M. Yeung, W. Wolf, and B. Liu.

U. S. Patent #5,821,945, October 13, 1998, "Method and apparatus for video browsing based on content and structure," B. L. Yeo, M. M. Yeung, W. Wolf, and B. Liu.

U. S. Patent #6,678,413, January 13, 2004, "System and method for object identification and behavior characterization using video analysis," Yiqing Liang, Linda Crnic, Vikrant Kobla, and Wayne Wolf

U. S. Patent #6,691,305, February 10, 2004, "Object code compression using different schemes for different instruction types," Jorg Henkel, Wayne Wolf, Haris Lekatsas.

U. S. Patent #6,732,256, May 4, 2004, "Method and apparatus for object code compression and decompression for computer systems," Jorg Henkel, Wayne Wolf, Haris Lekatsas.

U. S. Patent #7,068,842, June 27, 2006, "System and method for object identification and behavior characterization using video analysis," Yiqing Liang, Linda Crnic, Vikrant Kobla, and Wayne Wolf

U. S. Patent #7,095,343, August 22, 2006, "Code compression algorithms and architectures for embedded systems," Yuan Xie, Wayne H. Wolf.

U. S. Patent #7,200,266, April 3, 2007, "Method and apparatus for automated video activity analysis," I. Burak Ozer, Wayne H. Wolf, Tiehan Lu.

Publications

Journal Articles

T. J. Kowalski, D. J. Geiger, W. H. Wolf, and W. Fichtner, "The VLSI Design Automation Assistant: From Algorithms to Silicon,", *IEEE Design & Test*, August, 1985, pp. 33-43.

Wayne Wolf, "Sticks Compaction and Assembly," IEEE Design & Test, June, 1986, pp. 57-63.

Wayne H. Wolf, Robert G. Mathews, John A. Newkirk, and Robert W. Dutton, "Algorithms for Optimizing, Two-Dimensional Symbolic Layout Compaction," *IEEE Transactions on Computer-Aided Design* of Integrated Circuits and Systems, 7(CAD-4), April, 1988, pp 451-466.

Wayne Wolf, "How to build a hardware description and measurement system on an object-oriented programming language," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 8(3), March, 1989, pp. 288-301.

Wayne Wolf, Kurt Keutzer, and Janaki Akella, "Addendum to `A kernel-finding state assignment algorithm for multi-level logic'," *IEEE Transactions on CAD/ICAS*, 8(8), August, 1989, pp. 925-927.

Wayne Wolf, "A practical comparison of two object-oriented programming languages," *IEEE Software*, September, 1989, pp. 61-68.

Wayne Wolf, "Recoding-derived bounds for input encoding," Computers and Electrical Engineering, 16(4), 1990, pp. 193-201.

Wayne Wolf, "Object-oriented programming for CAD," IEEE Design & Test, March, 1991, pp. 35-42.

Wayne Bower, Carl Seaquist, and Wayne Wolf, "A framework for industrial layout generators," *IEEE Transactions on CAD/ICAS*, 10(5), May, 1991, pp. 596-603.

Wayne Wolf, "Synthesis tools help teach systems concepts in VLSI design," *IEEE Transactions on Education*, 35(1), February, 1992, pp. 11--17.

Wayne Wolf, "Object-Oriented Implementation Issues in an Experimental CAD System," Software: Practice and Experience, 22(4), April, 1992, pp. 287-304.

R. J. Lipton, D. N. Serpanos, and W. H. Wolf, "PDL++: an optimizing generator language for registertransfer design," Journal of Computer and Software Engineering, 1, 1993, pp. 1-16.

Wayne Wolf and Richard Manno, "High-level synthesis from communicating VHDL processes," *IEICE Transactions on Information and Systems*, E76-D(9), September, 1993.

Wayne Wolf, "Partitioning algorithms for complex controllers," Integration, 15, 1993, pp. 117-131.

Nam S. Woo, Alfred E. Dunlop, and Wayne Wolf, "Codesign from cospecification," *IEEE Computer*, January, 1994, pp. 42-47.

Steve C.-Y. Huang and Wayne H. Wolf, "Resynthesis for cycle time in controller-datapath systems," *IEEE Transactions on VLSI Systems*, 2(1), March, 1994, pp. 68-80.

Wayne H. Wolf, "Hardware-software co-design of embedded systems," *Proceedings of the IEEE*, 82(7), July, 1994, pp. 967-989.

Andres Takach, Wayne Wolf, and Miriam Leeser, "An automaton model for scheduling constraints in synchronous machines," *IEEE Transactions on Computers*, 44(1), January, 1995, pp. 1-12.

Andres Takach and Wayne Wolf, "Scheduling constraint generation for communicating processes," *IEEE Transactions on VLSI Systems*, 3(2), June, 1995, pp. 215-230.

Santanu Dutta and Wayne Wolf, "Asymptotic limits on video signal processor architectures," *IEEE Transactions on Circuits and Systems for Video Technology*, 5(6), December, 1995, pp. 545-561.

Santanu Dutta and Wayne Wolf, "A flexible motion estimation architecture," *IEEE Transactions on Circuits and Systems for Video Technology*, 6(1), February, 1996.

Ti-Yen Yen and Wayne Wolf, "An efficient graph-based algorithm for FSM scheduling," *IEEE Transac*tions on VLSI Systems, 4(1), March, 1996, pp. 98-112.

Wayne Wolf, "Object-oriented co-specification for embedded systems," Microprocessors and Microsystems, 20, 1996, pp. 141-147.

Wayne Wolf, Andrew Wolfe, Steve Chinatti, Ravi Koshy, Gary Slater, and Spencer Sun, "Lessons from the design of a PC-based private branch exchange," *Design Automation for Embedded Systems*, 1(4), 1996, pp. 297-314.

Wayne Wolf, "Object-oriented co-synthesis of distributed embedded systems," ACM Transactions on Design Automation of Electronic Systems, 1(3), July, 1996.

Steve C.-Y. Huang and Wayne Wolf, "Unifiable scheduling and allocation for minimizing system cycle time," *IEEE Transactions on VLSI Systems*, 5(2), June, 1997, pp. 197-210.

Wayne Wolf, "An architectural co-synthesis algorithm for distributed, embedded computing systems," *IEEE Transactions on VLSI Systems*, 5(2), June, 1997, pp. 218-229.

Wayne Wolf, "Redundancy removal during high-level synthesis using scheduling don't-cares," Journal of Electronic Testing: Theory and Applications, 11(3), December, 1997, pp. 211-226.

Santanu Dutta, Wayne Wolf, and Andrew Wolfe, "A methodology to evaluate memory architecture design tradeoffs for video signal processors," *IEEE Transactions on Circuits and Systems for Video Technology*, 8(1), February, 1998, pp. 36-53.

Ti-Yen Yen, Alex Ishii, Al Casavant, and Wayne Wolf, "Efficient algorithms for interface timing verification," Journal of Formal Methods, 12(3), April, 1998, pp. 241-265.

J. Hou and W. Wolf, "Presynthesis partitioning for hardware-software cosynthesis," IEE Proceedings— Computers and Digital Techniques, 145(3), May, 1998.

Santanu Dutta, Kevin J. O'Connor, Wayne Wolf, and Andrew Wolfe, "A design study of a 0.25 µm video signal processor," *IEEE Transactions on Circuits and Systems for Video Technology*, 8(4), August, 1998, pp. 501-519.

Michael Philips and Wayne Wolf, "A multi-attribute shot segmentation algorithm for video programs," *Telecommunication Systems*, 9, 1998, pp. 393-402.

Ti-Yen Yen and Wayne Wolf, "Performance estimation for real-time distributed embedded systems," *IEEE Transactions on Parallel and Distributed Systems*, 9(11), November 1998, pp. 1125-1136.

Santanu Dutta and Wayne Wolf, "A circuit-driven design methodology for video signal-processing datapath elements," *IEEE Transactions on VLSI Systems*, 7(2), June 1999, pp. 229-240.

Chunho Lee, Miodrag Potkonjak and Wayne Wolf, "Synthesis of hard real-time application specific systems," *Design Automation for Embedded Systems*, 4(4), 1999, pp. 215-242.

Miodrag Potkonjak and Wayne Wolf, "Cost optimization in ASIC implementation of periodic hard-real time systems using behavioral synthesis techniques," ACM Transactions on Design Automation of Electronic Systems, 4(4), October 1999, pp. 430-459.

Hong-Heather Yu and Wayne Wolf, "A hierarchical multi-resolution video shot transition detection scheme," Computer Vision and Image Understanding, 75(1/2), July/August 1999, pp. 196-213.

Yanbing Li and Wayne Wolf, "Hardware/software cosynthesis of memory systems," *IEEE Transactions* on CAD, 18(10), October 1999, pp. 1405-1417.

Haris Lekatsas and Wayne Wolf, "SAMC: a code compression algorithm for embedded processors," *IEEE Transactions on CAD*, 18(12), December 1999, pp. 1689-1701.

Wayne Wolf and Jan Madsen, "Embedded systems education for the future," *Proceedings of the IEEE*, 88(1), January 2000, pp. 23-30.

Michael Kozuch, Wayne Wolf, and Andrew Wolfe, "An experimental analysis of digital video library servers," *Multimedia Systems*, 8(2), 2000, pp. 135-145.

David Rhodes and Wayne Wolf, "Two co-NP complete schedule analysis problems," International Journal of Foundations of Computer Science, 12(5), 2001, pp. 565-580.

David L. Rhodes and Wayne Wolf, "RAGS: real-analysis, ALAP guided synthesis," *IEEE Transactions* on CAD, 20(8), August 2001, pp. 931-941.

Heather Yu, Xiangyang Kong, and Wayne Wolf, "Techniques for content-based graph authentication," *IEEE Multimedia*, 8(4), October-December 2001, pp. 38-45.

I. Burak Ozer and Wayne Wolf, "A hierarchical human detection system in (un)compressed domains," *IEEE Transactions on Multimedia*, 4(2), June 2002, pp. 283-300.

Wayne Wolf, Burak Ozer, and Tiehan Lv, "Smart cameras as embedded systems," *IEEE Computer*, 35(9) September 2002, pp. 48-53.

G. Chen, M. Kandemir, V. Narayanan, M. J. Irwin, and W. Wolf, "Using memory compression for energy reduction in an embedded Java system," *Journal of Circuits, Systems, and Computers*, 11(5), October 2002, pp. 537-556.

Wayne Wolf, "Introduction to the inaugural issue," ACM Transactions on Embedded Computing Systems, 1(1), November 2002, p. 1.

I. Burak Ozer, Wayne Wolf, and Ali N. Akansu, "A graph-based object description for information retrieval in digital image and video libraries," *Journal of Visual Communication and Image Representation*, 13(4), December 2002, pp. 425-459.

Wayne Wolf and Mahmut Kandemir, "Memory system optimization of embedded software," Proceedings of the IEEE, 91(1), January 2003, pp. 165-182.

Wayne Wolf, "A decade of hardware/software codesign," IEEE Computer, 36(4), April 2003, pp. 38-43.

Yuan Xie, Jiang Xu, and Wayne Wolf, "Augmenting platform-based design with synthesis tools," *Journal of Circuits, Systems, and Computers*, 12(2), 2003, pp. 1-18.

Tiehan Lv, Joerg Henkel. Haris Lekatsas, and Wayne Wolf, "A dictionary-based en/decoding scheme for low-power data busses," *IEEE Transactions on VLSI Systems*, 11(5), October 2003, pp. 943-951.

Nourridene Chabini and Wayne Wolf, "Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling," *IEEE Transactions on VLSI Systems*, 12(6), June 2004, pp. 573-589.

Tiehan Lv, Jiang Xu, Wayne Wolf, I. Burak Ozer, Joerg Henkel, and Srimat T. Chakradhar, "A methodology for architectural design of multimedia multiprocessor SoCs," in *IEEE Design & Test of Computers*, 22(1), January-February 2005, pp. 18-26.

I. Burak Ozer, Tiehan Lu, and Wayne Wolf, "Design of a real-time gesture recognition system," *IEEE Signal Processing Magazine*, 22(3), May 2005, pp. 57-64.

Haris Lekatsas, Joerg Henkel, and Wayne Wolf, "Approximate arithmetic coding for bus transition reduction in low power designs," *IEEE Transactions on VLSI Systems*, 13(6), June 2005, pp. 696-707.

Shengqi Yang, Wayne Wolf and Narayanan Vijaykrishnan, "Power and performance analysis of motion estimation based on hardware and software realizations," *IEEE Transactions on Computers*, 54(6), June 2005, pp. 714-726.

Chia-Han Lee and Wayne Wolf, "Implementation-efficient reliability ratio based weighted bit-flipping decodingfor LDPC codes," *Electronics Letters*, 41(13), 23 June 2005, pp. 755-757.

Jooheung Lee, N. Vijaykrishnan, Mary Jane Irwin, and Wayne Wolf, "An efficient architecture for motion estimation and compensation in the transform domain," *IEEE Transactions on Circuits and Systems for Video Technology*, 16(2), February 2006.

Yuan Xie, Wayne Wolf, and Haris Lekatsas, "Code compression for embedded VLIW processors using variable-to-fixed coding," *IEEE Transactions on VLSI Systems*, 14(5), May 2006, pp. 525-536.

Jiang Xu, Wayne Wolf, Joerg Henkel, and Srimat Chakradhar, "A design methodology for applicationspecific networks-on-chip," *ACM Transactions on Embedded Computing Systems*, 5(2), May 2006, pp. 263-280.

Chia-Han Lee and Wayne Wolf, "Architectures and platforms of software (defined) radio systems," *International Journal of Computers and Their Applications*, 13(3), September 2006, pp. 106-117.

Yuan Xie, Wayne Wolf, and Haris Lekatsas, "Code decompression unit design for VLIW embedded processors," *IEEE Transactions on VLSI Systems*, 15(8), August 2007, pp. 975-980.

Changhong Lin, Yuan Xie, and Wayne Wolf, "Code compression for VLIW embedded systems using a self-generating table," *IEEE Transactions on VLSI Systems*, 15(10), October 2007, pp. 1160-1171.

Senem Velipasalar and Wayne H. Wolf, "Frame-level temporal calibration of video sequences from unsynchronized cameras," *Machine Vision and Applications Journal*, DOI 10.1007/s00138-008-0122-6, January 24, 2008.

Wayne Wolf, Ahmed A. Jerraya, and Grant Martin, "Multiprocessor System-on-Chip (MPSoC) Technology," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 27(10), October 2008, pp. 1701-1713.

Senem Veliapasalar, Jason Schlessman, Cheng-Yao Chen, Wayne H. Wolf, and Jaswinder P. Singh, "A sdcalable clustered camera system for multiple object tracking," *EURASIP Journal on Image and Video Processing*, v. 2008, article ID 542808, 2008.

Senem Velipasalar and Wayne Wolf, "Lessons from a distributed peer-to-peer smart tracker," *Elektro-technik and Informationstechnik*, 2008, 125/10, 1-7.

Cheng-Yao Chen, Tai-Ming Lin, and Wayne H. Wolf, "A visible/infrared fusino algorithm for distributed smart cameras," *IEEE Journal of Selected Topics in Signal Processing*, 2(4), August 2008, pp. 514-525.

Bernard Rinner and Wayne Wolf, "An introduction to distributed smart cameras," *Proceedings of the IEEE*, 96(10), October 2008, pp. 1565-1575.

S. Saha, S. Puthenpurayil, J. Schlessman, S. S. Bhattacharyya, and W. Wolf, "The signal passing interface and its application to embedded implementation of smart camera applications," *Proceedings of the IEEE*, 96(10), October 2008, pp. 1576-1587.

Conference and Magazine Articles

Wayne Wolf, John Newkirk, Robert Mathews, and Robert Dutton, "Dumbo, A Schematic-to-Layout Compiler", in Randall E. Bryant, ed., *Proceedings, Third Caltech Conference on VLSI*, Computer Science Press, 1983, pp. 379-394.

Wayne Wolf, Robert Mathews, John Newkirk, and Robert Dutton, "Two Dimensional Compaction Strategies," in *Proceedings, ICCAD-83*, ACM/IEEE, 1983, pp. 90-91.

Wayne Wolf, "An Experimental Comparison of 1-D Compaction Algorithms," in Henry Fuchs, ed., *Proceedings, Chapel Hill Conference on VLSI*, Computer Science Press, 1985, pp.165-180.

Wayne Wolf, "An Object-Oriented, Procedural Database for VLSI Chip Planning," in Proceedings, 23rd Design Automation Conference, ACM/IEEE, 1986, pp. 744-751.

T. J. Kowalski, D. J. Geiger, W. H. Wolf, and W. Fichtner, "The VLSI Design Automation Assistant: A Birth in Industry," in *Proceedings, International Symposium on Circuits and Systems*, IECE (Japan)/IEEE Circuits and Systems Society, 1985, pp. 889-892.

Mark Reichelt and Wayne Wolf, "An Improved Cell Model for Hierarchical Constraint-Graph Compaction," in *Proceedings*, *ICCAD-86*, ACM/IEEE, 1986, pp. 482-485.

W. H. Wolf, T. J. Kowalski, and M. C. McFarland, S. J., "Knowledge Engineering Issues in VLSI Synthesis, in *Proceedings, AAAI-86*, American Association for Artificial Intelligence, 1986, pp. 866-871.

Wayne Wolf, "Better Controllers Through Object-Oriented Hardware Design," in *Proceedings, ICCD-*87, IEEE Computer Society Press, 1987, pp. 22-26.

Wayne Wolf, "Mix-and-Match Prototyping Using Objects," in G. Saucier, E. Read, J. Trilhe, eds., *Fast-Prototyping of VLSI*, Elsevier Science Publishers B. V., 1987, pp. 117-126.

Wayne Wolf, Kurt Keutzer, and Janaki Akella, "A kernel-finding state assignment algorithm for multilevel logic," in *Proceedings*, 25th Design Automation Conference, ACM/IEEE, 1988.

Kurt Keutzer and Wayne Wolf, "Anatomy of a hardware compiler," in *Proceedings, SIGPLAN Conference on Compiler Construction*, Association for Computing Machinery, 1988, pp. 95-104.

Michael Lightner and Wayne Wolf, "Experiments in logic optimization," in *Proceedings*, ICCAD-88, ACM/IEEE, 1988, pp. 286-289.

Wayne Wolf, "How we used the Oct Tools and Magic to build interesting VLSI projects," in Proceedings, VLSI Education Conference, 1989, pp. 89-96.

Wayne Bower, Carl Seaquist, and Wayne Wolf, "A framework for industrial layout generators," in *Proceedings*, 27th Design Automation Conference, IEEE Computer Society Press, 1990, pp. 419-424.

Wayne Wolf, "The FSM network model for behavioral synthesis of control-dominated machines," in *Proceedings*, 27th Design Automation Conference, ACM Press, 1990, pp. 692-697.

R. J. Lipton, D. N. Serpanos, and W. H. Wolf, "PDL++: an optimizing generator language for registertransfer design," in *Proceedings, ISCAS-90*, IEEE Circuits and Systems Society, May, 1990, pp. 1135-1138.

Wayne Wolf, "An algorithm for nearly-minimal collapsing of finite-state machine networks," in *Proceedings, ICCAD-90*, IEEE Computer Society Press, 1990, pp. 80-83.

Wayne Wolf, "Finite-state models and methods for high-level synthesis," in *Proceedings, SBMICRO-*91, Brazilian Microelectronics Society, 1991.

Wayne Wolf, "Automata-theoretic aids to scheduling," in Robert W. Dutton, ed., VLSI Logic Synthesis and Design, IOS Press, Amsterdam, 1991.

Wayne Wolf, "Expert opinion: In search of simpler software integration," *IEEE Spectrum*, Janaury, 1992, p. 31.

Wayne Wolf, Andres Takach, Chun-Yao Huang, Richard Manno, and Ephrem Wu, "The Princeton University Behavioral Synthesis System," *Proceedings, 29th Design Automation Conference*, IEEE Computer Society Press, 1992.

Andres R. Takach and Wayne Wolf, "Modular Scheduling Constraint Specification," in *Proceedings*, *ISCAS '92*, IEEE Circuits and Systems Society, 1992.

Tien-Chien Lee, Wayne H. Wolf, Niraj K. Jha, and John M. Acken, "Behavioral synthesis for easy testability in data path allocation," *Proceedings, ICCD-92*, IEEE Computer Society Press, 1992, pp. 29-32.

James Aylor, Raul Camposano, Michael Schuette, Wayne Wolf, and Nam Woo, "The future of embedded system design," *Proceedings, ICCD-92*, IEEE Computer Society Press, 1992, pp. 144-146.

Ernest Frey and Wayne Wolf, "Tutorial on embedded system design," *Proceedings, ICCD-92*, IEEE Computer Society Press, 1992, pp. 18-21.

Tien-Chien Lee, Wayne H. Wolf, and Niraj K. Jha, "Behavioral synthesis for easy testability in data path scheduling," *Proceedings, ICCAD-92*, IEEE Computer Society Press, 1992, pp. 616-619.

Steve C.-Y. Huang and Wayne H. Wolf, "Timing-oriented state assignment for controller-datapath systems," in G. Saucier and J. Trilhe, eds., *Synthesis for Control Dominated Circuits*, North-Holland, 1993, pp. 19-32.

Steve C.-Y. Huang and Wayne H. Wolf, "Resynthesis for cycle time in controller-datapath systems," in *Proceedings*, CICC '93, IEEE Press, 1993, paper 5.1.

Ronald Waxman, Gaetano Borriello, Klaus Buchenrieder, Raul Camposano, Edward A. Lee, Wayne Wolf, "A D&T Roundtable: Hardware/Software Codesign," *IEEE Design & Test*, March, 1993, pp. 83-91.

Tien-Chien Lee, Niraj K. Jha, and Wayne H. Wolf, "Behavioral synthesis of highly-testable datapaths under the non scan and partial scan environments," in *Proceedings*, 30th Design Automation Conference, ACM Press, 1993, pp. 292-297.

Tien-Chien Lee, Niraj K. Jha, and Wayne H. Wolf, "A conditional resource sharing method for behavioral synthesis of highly testable data paths," in *Proceedings, 1993 International Test Conference*, IEEE Computer Society Press, 1993.

Ti-Yen Yen and Wayne Wolf, "Optimal scheduling of finite-state machines," in *Proceedings*, *ICCD '93*, IEEE Computer Society Press, 1993.

D. C. Dodd, S. R. Kulkarni, and W. H. Wolf, "An automated video-based classification system," in *Proceedings, IEEE Regional Control Conference*, 1993.

Wayne Wolf, "Guest editor's introduction, hardware-software codesign," *IEEE Design & Test*, 10(3), September, 1993, p. 8.

Steve C.-Y. Huang and Wayne H. Wolf, "Scheduling for minimum dependence in FSMs," in *Proceedings, ICCAD '93*, IEEE Computer Society Press, 1993.

Steve C.-Y. Huang and Wayne Wolf, "How datapath allocation affects controller delay," in *Proceedings*, 1994 International Symposium on High-Level Synthesis, IEEE Computer Society Press, 1994.

Santanu Dutta and Wayne Wolf, "Architectural limits in video signal processor design," in *Proceedings*, *ICCD '94*, IEEE Computer Society Press, 1994.

Ti-Yen Yen, Alex Ishii, Al Casavant, and Wayne Wolf, "Efficient algorithms for interface timing verification," in *Proceedings, EuroDAC-94*, IEEE Computer Society Press, 1994, pp. 34-39.

Wayne Wolf, Andrew Wolfe, Steve Chinatti, Ravi Koshy, Gary Slater, and Spencer Sun, "TigerSwitch: A Case Study in Embedded Computing System Design," in *Proceedings*, 1994 International Workshop on Hardware-Software Co-Design, IEEE Computer Society Press, 1994, pp. 89-96.

Bede Liu, Wayne Wolf, Sanjeev Kulkarni, Andrew Wolfe, Hisashi Kobayashi, Fred Greenstein, Ira Fuchs, Arding Hsu, Farshid Arman, and Yiqing Liang, "The Princeton Video Library of Politics," in *Proceedings, Digital Libraries '94*, Texas A&M University, 1994, pp. 215-216.

Wayne Wolf, "Guest editor's introduction," Journal of Computer and System Engineering, Fall, 1994, p. 237.

Minerva Yeung, Boon-Lock Yeo, Wayne Wolf, and Bede Liu, "Video browsing using clustering and scene transitions on compressed sequences," in 1995 SPIE Conference on Multimedia Computing and Networking, SPIE, 1995.

Boon-Lock Yeo, Minerva Yeung, Wayne Wolf, and Bede Liu, "Theft-resistant video browsing using filtered versions of compressed sequences," in *Proceedings, IEEE International Conference on Multimedia Systems and Architectures*, IEEE Computer Society Press, 1995, pp. 50-55.

Wayne Wolf, Bede Liu, Andrew Wolfe, Minerva Yeung, Boon-Lock Yeo, and Daniel Markham, "Video as scholarly material in the digital library," Chapter 1 in *Advances in Digital Libraries '95*, Springer-Verlag, 1995.

Wayne Wolf, "On the road to symmetric multimedia services," in Proceedings, CIC Forum, 1995.

Santanu Dutta and Wayne Wolf, "Processing element architectures for programmable video signal processors," in *VLSI Signal Processing VIII*, IEEE Press, 1995, pp. 401-410.

Heather Yu and Wayne Wolf, "Content-oriented search algorithms for digital video libraries," in *Proceedings, Conference on Digital Image Storage and Archiving Systems*, SPIE, vol. 2606, 1995, pp. 363-371.

Mike Kozuch, Andrew Wolfe, and Wayne Wolf, "Architectures for non-linear video servers," in Proceedings, Integration Issues in Large Commercial Storage Systems, SPIE, 1995.

Wayne Wolf, Bede Liu, Andrew Wolfe, Margaret Martonosi, and Yiqing Liang, "A digital video library for classroom use," in *Proceedings, International Conference on Digital Libraries*, 1995.

Wayne Wolf, "Object-oriented co-synthesis of distributed embedded systems," in *Proceedings, CHDL* '95, IFIP, 1995, pp. 553-558.

Ti-Yen Yen and Wayne Wolf, "Performance estimation for distributed embedded systems," in *Proceedings*, *ICCD* '95, IEEE Computer Society Press, 1995, pp. 64-69.

Santanu Dutta, Wayne Wolf, and Andrew Wolfe, "VLSI issues in memory-system design for programmable video signal processors," in *Proceedings*, *ICCD* '95, IEEE Computer Society Press, 1995, p. 498-503.

Ti-Yen Yen and Wayne Wolf, "Sensitivity-driven co-synthesis of distributed embedded systems," in *Proceedings, International Symposium on System Synthesis*, IEEE Computer Society Press, 1995, pp. 4-9.

Ti-Yen Yen and Wayne Wolf, "Communication synthesis for distributed embedded systems," in *Proceedings, ICCAD-95*, IEEE Computer Society Press, 1995, pp. 288-294.

Miodrag Potkonjak and Wayne Wolf, "Cost optimization in ASIC implementation of periodic hard-real time systems using behavioral synthesis techniques," in *Proceedings*, *ICCAD-95*, IEEE Computer Society Press, 1995, pp. 446-451.

Paul Lippens, Vijay Nagasamy, and Wayne Wolf, "CAD challenges in multimedia computing," in *Proceedings, ICCAD-95*, IEEE Computer Society Press, 1995, pp. 502-508.

Junwei Hou and Wayne Wolf, "Partitioning methods for hardware-software co-design," in *Proceedings*, Fourth International Workshop on Hardware/Software Codesign, IEEE Computer Society Press, 1996, pp. 70-76.

Wayne Wolf, "Key frame selection by motion analysis," in *Proceedings, ICASSP '96*, IEEE Press, 1996, pp. 1240-1243.

Shantanu Ganguly, T. M. Mak, Wayne Wolf, Ken Yeager, and Lou Scheffer, "D & T Roundtable: Deep-Submicron Design," *IEEE Design & Test of Computers*, 13(2), Summer, 1996, pp. 83-89.

Miodrag Potkonjak and Wayne Wolf, "Heuristic techniqes for synthesis of hard real-time DSP application specific systems," in *Proceedings*, *ICASSP* '96, IEEE Press, 1996, pp. 1228-1231.

Mike Kozuch, Wayne Wolf, and Andrew Wolfe, "Video server architectures for non-linear video," in *Proceedings*, *ICCD* '96, IEEE Computer Society Press, 1996, pp. 145-146.

Santanu Dutta, Andrew Wolfe, Wayne Wolf, and Kevin O'Connor, "Design issues for very-longinstruction-word VLSI video signal processors," in *VLSI Signal Processing IX*, IEEE Press, 1996, pp. 95-104.

Chunho Lee, Miodrag Potkojnak, and Wayne Wolf, "System-level synthesis of hard real-time application-specific systems," in *Proceedings, International Symposium on System Synthesis*, IEEE Computer Society Press, 1996, pp. 2-7.

Wayne Wolf, Yiqing Liang, Michael Kozuch, Heather Yu, Michael Phillips, Marcel Weekes, and Andrew Debruyne, "A digital video library on the World Wide Web," in *Proceedings, ACM Multimedia '96*, ACM Press, 1996, pp. 433-434.

Michael Philips and Wayne Wolf, "Video segmentation techniques for news," in Multimedia Storage and Archiving Systems, SPIE, vol. 2916, 1996, pp. 243-251.

Andrew Wolfe, and Wayne Wolf, Santanu Dutta, and Jason Fritts, "Design methodology for programmable video signal processors," in *Multimedia Hardware Architectures 1997*, SPIE, 1997.

Yanbing Li, Bo Tao, Shun Kei, and Wayne Wolf, "Semantic image retrieval through human subject segmentation and characterization," in *Storage and Retrieval for Image and Video Databases V*, SPIE, vol. 3022, 1997, pp. 340-351.

Yanbing Li and Wayne Wolf, "Scheduling and allocation of multi-rate real-time embedded systems," in *Proceedings*, *ED&TC* '97, IEEE Computer Society Press, 1997, pp. 134-139.

Wayne Wolf, "Hidden Markov Model parsing of video programs," in *Proceedings, ICASSP-97*, IEEE Press, 1997, pp. 2609-11.

Yanbing Li and Wayne Wolf, "A task-level hierarchical memory model for system synthesis of multiprocessors," in Proceedings, 34th Design Automation Conference, ACM Press, 1997, pp. 153-156.

Hong-Heather Yu and Wayne Wolf, "A visual search system for video and image databases," in *Proceedings, ICMCS '97*, IEEE Computer Society Press, 1997, pp. 517-524.

Michael Kozuch, Wayne Wolf, Andrew Wolfe, and Don McKay, "Branch libraries for multimedia repositories," in *Proceedings, ACM Digital Libraries '97*, ACM Press, 1997, pp. 261-262.

Wayne Wolf, "Hardware/software co-design for multimedia," in Advanced Signal Processing: Algorithms, Architectures, and Implementations VII, SPIE, vol. 3102, 1997, pp. 510-517.

Yanbing Li and Wayne Wolf, "Scheduling and allocation of single-chip multiprocessors for multimedia," in *Proceedings*, SiSP '97, IEEE Press, 1997.

Michael Kozuch, Wayne Wolf, and Andrew Wolfe, "An approach to network caching for multimedia objects," in *Proceedings*, *ICCD* '97, IEEE Computer Society Press, 1997.

David L. Rhodes and Wayne Wolf, "Allocation and data arrival design of hard real-time systems," in *Proceedings*, *ICCD* '97, IEEE Computer Society Press, 1997.

Yanbing Li, Miodrag Potkonjak, and Wayne Wolf, "Real-time operating systems for embedded computing," in *Proceedings, ICCD* '97, IEEE Computer Society Press, 1997.

Hong-Heathery Yu and Wayne Wolf, "Hierarchical, multi-resolution algorithms for dictionary-driven content based image retrieval," in *Proceedings, ICIP* '97, IEEE, 1997.

Wayne Wolf, "Writing Web documents about films," in Ralph H. Sprague, ed., Proceedings, 31st Annual HICSS, vol. II, IEEE Computer Society Press, 1998, pp. 254-258. Wayne Wolf, "VLIW Architectures for Video Signal Processing," Multimedia Hardware Architectures 1998, SPIE, vol. 3311, 1998, pp. 52-57.

Zhao Wu and Wayne Wolf, "Memory system architectures for single-chip VLSI VSPs," Multimedia Hardware Architectures 1998, SPIE, vol. 3311, 1998, pp. 58-66.

Heather Yu and Wayne Wolf, "Spectral methods for dissolve detection," in Storage and Retrieval for Image and Video Databases VI, SPIE, vol. 3312, 1998, pp. 176-187.

R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: task graphs for free," in *Proceedings*, 6th International Workshop on Hardware/Software Codesign, IEEE Computer Society Press, 1998, pp. 97-101.

Min Yu, Wayne Wolf, and Bede Liu, "An algorithm for wipe detection," in *Proceedings, ICIP '98*, IEEE, 1998.

Zhao Wu and Wayne Wolf, "Trace-driven studies of VLIW video signal processors, in Proceedings, ACM Annual International Symposium on Parallel Algorithms and Architectures, ACM, 1998, pp. 289-297.

Haris Lekatsas and Wayne Wolf, "Code compression for embedded systems," in *Proceedings*, 1998 Design Automation Conference, ACM, 1998, pp. 516-521.

Zhao Wu and Wayne Wolf, "Study of cache system in video signal processors," in Proceedings, IEEE Workshop on Signal Processing Systems, IEEE, 1998.

Zhao Wu and Wayne Wolf, "Design study of shared memory in VLIW video signal processors," *IEEE International Conference on Parallel Architectures and Compilation Techniques*, IEEE Computer Society Press, 1998.

Dimitrios N. Serpanos and Wayne H. Wolf, "Caching Web documents using Zipf's Law," in Multimedia Storage and Archiving Systems III, SPIE, vol. 3527, 1998, p. 320-326.

Yanbing Li and Wayne Wolf, "Hardware/software co-synthesis with memory hierarchies," in *Proceed-ings*, *ICCAD-98*, IEEE Computer Society Press, 1998.

Zhao Wu and Wayne Wolf, "Data-path synthesis of VLIW video signal processors," in Proceedings, IEEE International Symposium on System Synthesis, IEEE Computer Society Press, 1998.

Jason Fritts and Wayne Wolf, "Understanding multimedia application characteristics for designing programmable media processors," in Multimedia Hardware Architectures 1999, SPIE, 1999.

Haris Lekatsas and Wayne Wolf, "Random access decompression using binary arithmetic coding," in *Proceedings of the IEEE Data Compression Conference*, IEEE, 1999, pp. 306-315.

Zhao Wu and Wayne Wolf, "Iterative cache simulation of embedded CPUs with trace stripping," in Proceedings, 7th International Workshp on Hardware/Software Codesign, IEEE Computer Society Press, 1999.

David Rhodes and Wayne Wolf, "Overhead effects in embedded real-time systems," in Proceedings, 7th International Workshop on Hardware/Software Codesign, IEEE Computer Society Press, 1999.

Burak Ozer, Wayne Wolf, and Ali N. Akansu, "A graph based object description for information retrieval in digital image and video libraries," in *Proceedings CBAIVL '99*, IEEE, 1999.

Jason Fritts, Zhao Wu, and Wayne Wolf, "Parallel media processors for the billion-transistor era," in *Proceedings, ICPP '99.*

Wayne Wolf, "CAD techniques for embedded systems-on-silicon," in *Proceedings, ICCD '99*, IEEE Computer Society Press, 1999, pp. 24-29.

Jason Fritts and Wayne Wolf, "Parallel media processors: achieving performance with data parallelism," *Electronic Imaging*, November 1999, p. 6.

David L. Rhodes and Wayne Wolf, "Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication," *Proceedings, ICCAD '99*, ACM Press, 1999, pp. 339-342.

D. L. Rhodes and W. Wolf, "Unbalanced cache systems," in Records of the IEEE International Workshop on Memory Technology, Design and Testing, IEEE, 1999, pp. 16-23.

Yuan Xie and Wayne Wolf, "Hardware/software co-synthesis with custom ASICs," in *Proceedings*, ASPDAC '00, IEEE, 2000, pp. 129-133.

Andrea La Paugh and Wayne Wolf, "DTV-based networking," in Proceedings, International Conference on Telecommunications, Vanderbilt University, 2000.

Yuan Xie, Hua Lin, Zhao Wu, and Wayne Wolf, "CAD techniques for multimedia system design," in Proceedings, SASIMI 2000, SASIMI Workshop, 2000, pp. 81-87.

Wayne Wolf, "Alternative architectures for video signal processing," *IEEE Computer Society Workshop* on VLSI 2000, IEEE Computer Society Press, 2000, pp. 5-8.

Haris Lekatsas, Joerg Henkel, and Wayne Wolf, "Code compression for low power," in Proceedings, ACM Data Compression Conference, ACM, 2000.

Haris Lekatsas, Joerg Henkel, and Wayne Wolf, "Low-power techniques for code compression in embedded systems," in *Proceedings, DAC 2000*, ACM Press, 2000.

A. Aydin Alatan, Ali N. Akansu, and Wayne Wolf, "Comparative analysis of hidden Markov models for multi-modal dialogue scene indexing," in *Proceedings*, *ICASSP* '00, IEEE, 2000.

Hua Lin and Wayne Wolf, "Co-design of interleaved memory systems," in *Proceedings, CODES '00*, IEEE Computer Society Press, 2000.

Wayne Wolf, "What and why about architecture for embedded systems," in Proceedings, ISCA Workshop on Computer Architecture Education, IEEE, 2000.

D. N. Serpanos, G. Karakostas, and W. H. Wolf, "Effective Caching of Web Objects using Zipf's Law," in *Proceedings*, *ICME 2000*, IEEE, 2000.

Jason Fritts and Wayne Wolf, "Multi-Level Cache Hierarchy Evaluation for Programmable Media Processors," in *Proceedings, SiPS 2000*, IEEE, 2000.

Burak Ozer, Wayne Wolf, and Ali Akansu, "Human activity detection in MPEG sequences," in *Proceedings, Workshop on Human Motion*, 2000, IEEE, 2000.

Jason Fritts and Wayne Wolf, "Evaluation of static and dynamic scheduling for media processors," in *Proceedings*, *MICRO-33 MP-DSP2 Workshop*, ACM, December 2000.

Wayne Wolf, "VLSI distributed architectures for smart cameras," in *Media Processors 2001*, Proceedings of SPIE Vol. 4313, SPIE, 2001.

Wayne Wolf, Reinaldo Bergamaschi, Ivo Bolshens, Rajesh Gupta, Randolph Harr, Ahmed Jerraya, Kurt Keutzer, Kunle Olukotun, and Kees Vissers, "D&T Roundtable: Are Single-Chip Multiprocessors In Reach," *IEEE Design & Test of Computers*, 18(1), January/February 2001, pp. 82-89.

Wayne Wolf, "Rethinking embedded microprocessor education," in *Proceedings, ASEE '01*, ASEE, 2001.

Wayne Wolf, "What every embedded system designer should know," in Proceedings, Embedded Systems Conference, Miller Freeman, April 2001.

Yuan Xie, Wayne Wolf, and Haris Lekatsas, "Compression ratio and decompression overhead tradeoffs in code compression for VLIW architectures," in *Proceedings, ASICON 2001*, 2001, pp. 337-340.

Yuan Xie and Wayne Wolf, "ASICosyn: co-synthesis of conditional task graphs with custom ASICs," in *Proceedings*, ASICON 2001, 2001, pp. 130-135.

Yuan Xie and Wayne Wolf, "Allocation and scheduling of conditional task graph in hardware/software co-synthesis," in *Proceedings, DATE-01*, IEEE Computer Society Press, 2001, pp. 620-625.

Yuan Xie, Haris Lekatsas, and Wayne Wolf, "Code compression for VLIW processors," in *Proceedings,* ACM Data Compression Conference, ACM, 2001.

Burak Ozer and Wayne Wolf, "Human Detection in Compressed Domain," in *Proceedings, ICIP 2001*, IEEE, 2001.

Burak Ozer and Wayne Wolf, "Video analysis for smart rooms," in Internet Multimedia Management Systems, SPIE, 2001.

Wayne Wolf, "Partial-frame transition detection," in *Proceedings, ICME 2001*, IEEE Computer Society Press, 2001.

Haris Lekatsas, Joerg Henkel, and Wayne Wolf, "Design and simulation of a pipelined decompression architecture for embedded systems," in *Proceedings, ISSS 2001*, IEEE Computer Society Press, 2001.

Burak Ozer and Wayne Wolf, "A smart camera for real-time human activity recognition," in Proceedings, SIPS-01, IEEE, 2001.

Wayne Wolf and Ahmed A. Jerraya, "Guest editors' introduction: application-specific system-on-chip multiprocessors," IEEE Design & Test, 18(5), September/October 2001, p. 7.

Kai Richter, Rolf Ernst, and Wayne Wolf, "Hierarchical specification methods for platform-based design," in *Proceedings*, SASIMI 2001, 2001

Wayne Wolf, "Embedded software for video," in Thomas A. Henzinger and Christoph M. Kirsch, eds., Proceedings, EMSOFT 2001, LNCS 2211, Heidelberg: Springer Verlag, 2001, pp. 493-502.

Walter Wang, Libin Dong, and Wayne Wolf, "Load-balancing algorithm and queueing structure for terabit switch fabrics with parallel switch elements," in *Proceedings, Communication Design Conference 2001*, San Jose, October 2001. Also appeared in *Communication System Design*, September 2001.

Tiehan Lv, Burak Ozer, and Wayne Wolf, "Workload characterization for smart cameras," in Proceedings, 3rd Workshop on Media and Streaming Processors, IEEE, 2001.

Yuan Xie, Wayne Wolf, and Haris Lekatsas, "Compression ratio and decompression overhead tradeoffs in code compression for VLIW architectures", in *Proceedings, Internatinal Conference on ASIC Design*, 2001.

Eric Collins and Wayne Wolf, "Real-time media processing," in Proceedings, IEEE Real-Time Embedded Systems Workshop, IEEE, 2001.

Yuan Xie, Wayne Wolf, and Haris Lekatsas, "A code compression architecture for VLIW processors," in *Proceedings*, 34th Annual International Symposium on Microarchitecture, IEEE Computer Society Press, 2001, pp. 66-75.

Tiehan Lv, Joerg Henkel, Haris Lekatsas, and Wayne Wolf, "An adaptive dictionary encoding scheme for SoC data busses," in *Proceedings*, *DATE* '02, IEEE, 2002.

Tiehan Lv, Burak Ozer, and Wayne Wolf, "Smart camera system design," in *Proceedings*, *PV2002*, IEEE, 2002.

Jiang Xu and Wayne Wolf, "Platform-based design and the first-generation dilemma," in *Proceedings*, Ninth IEEE/DATC Electronic Design Process Workshop, IEEE, 2002, paper S3.2.

Tin-Man Lee, Joerg Henkel, and Wayne Wolf, "Dynamic runtime re-scheduling allowing multiple implementations of a task for platform-based designs," in *Proceedings, DATE '02*, IEEE, 2002.

Wayne Wolf, Burak Ozer, Tiehan Lv, "VLSI systems for embedded video," in Proceedings, IEEE Computer Society Annual Symposium on VLSI, IEEE, 2002, pp. 3-6.

G. Chen, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Wolf, "Energy savings through compression in embedded Java environments," in *Proceedings*, 10th International Symposium on Hardware/Software Codesign, IEEE, 2002, pp. 163-168.

W. Wang, Libin Dong, and W. Wolf, "iSKIP: a fair and efficient scheduling algorithm for input-queued crossbar switches," in *GLOBECOM* '02, IEEE, 2002, vol. 3, pp. 2287-2291.

Walter Wang, Libin Dong, and Wayne Wolf, "A distributed switch architecture with dynamic load-balancing and parallel input-queued crossbars for terabit switch fabrics," in *Proceedings, Infocom* '02, IEEE, 2002.

Wayne Wolf, "Embedded computing," IEEE Computer, January 2002, pp. 136-137.

Wayne Wolf, "Household hints for embedded systems designers," *IEEE Computer*, May 2002, pp. 106-108.

Burak Ozer, Tiehan Lv, and Wayne Wolf, "A bottom-up approach for activity recognition in smart rooms," Proceedings, ICME-02, IEEE, 2002.

Tiehan Lv, Burak Ozer, Wayne Wolf, "Pipelining architecture for video smart camera systems", in *Proceedings, ICAM'2002 Workshop*, 2002 International Conference on Distributed Multimedia Systems, 2002.

Wayne Wolf, "Wither Warhol's Law?", IEEE Computer, 35(9) September 2002, pp. 96-97.

Yuan Xie and Wayne Wolf, "Code compression for VLIW using variable-to-fixed coding," in Proceedings, ISSS 2002, IEEE, 2002.

Wayne Wolf, Tiehan Lv, and I. Burak Ozer, "An architectural design study for a high-speed smart camera," in *Proceedings*, 4th Workshop on Media and Streaming Processors, IEEE, 2002.

Jiang Xu and Wayne Wolf, "Wave pipelining for application-specific networks-on-chips," in *Proceed-ings*, CASES 2002, ACM Press, 2002, pp. 198-201.

Tiehan Lv, Burak Ozer, Wayne Wolf, "Parallel Architecture for Video Processing in a Smart Camera System", in *Proceedings, IEEE Workshop on Signal Processing Systems*, IEEE, 2002.

I. Burak Ozer and Wayne Wolf, "Real-time posture and activity recognition," in *Proceedings, IEEE Workshop on Motion and Video Computing*, IEEE Computer Society Press, 2002, pp. 133-138.

Scott Craver, Bede Liu, and Wayne Wolf, "Detectors for echo hiding systems," in Fabien A. P. Petitcolas, ed., 5th International Workshop on Information Hiding, Springer, Lecture Notes in Computer Science, vol. 2578, 2003, pp. 247-257.

Tiehan Lv, Joerg Henkel, Haris Lekatsas, and Wayne Wolf, "Enhancing signal integrity through a lowlverhead encoding scheme on address busses," in *DATE '03 Proceedings*, IEEE Computer Society Press, 2003, pp. 542-547.

Yuan Xie, Wayne Wolf, and Haris Lekatsas, "Profile-driven code compression," in DATE '03 Proceedings, IEEE Computer Society Press, 2003, pp. 462-467.

Wayne Wolf, "How many system architectures?", IEEE Computer, 36(3), March 2003, pp. 93-95.

Wayne Wolf, "Application-specific networks-on-chips," in Proceedings, SASIMI '03, 2003.

Wayne Wolf, Burak Ozer, and Tiehan Lv, "Architectures for distributed smart cameras," in Proceedings, ICME 2003, IEEE, 2003.

Tiehan Lv, I. Burak Ozer, and Wayne Wolf, "VLSI architectures for distributed smart cameras," in *Proceedings*, *ITRE 2003*, IEEE, 2003.

Jiang Xu and Wayne Wolf, "A wave-pipelined on-chip interconnect structure for networks-on-chips," in *Proceedings, Hot Interconnects 2003*, IEEE, 2003.

Tiehan Lv, Burak Ozer, and Wayne Wolf, "Distributed real-time embedded video processing," in *Proceedings, High Performance Embedded Computing Workshop*, Lexington MA, 2003.

Tiehan Lv, I. Burak Ozer, and Wayne Wolf, "Exploiting parallelism in media processing using VLIW processor," in *Proceedings, IEEE International Conference on Image Processing, IEEE, 2003.*

Noureddine Chabini and Wayne Wolf, "Minimizing variables' lifetime in loop-intensive applications," in Rajeev Alur and Insup Lee, eds., *Embedded Software*, Berlin: Springer, LNCS 2855, 2003, pp. 100-116.

Shengqi Yang, Wayne Wolf, and Vijay Narayanan, "Power modeling of motion estimation VLSI architecture," in *Proceedings*, 5th Workshop on Media and Streaming Processors, IEEE, 2003.

Theocharis G. Theocharides, G. M. Link, V.Narayanan, M. J. Irwin, and W. Wolf, "Embedded hardware face detection," in *Proceedings*, *VLSI Design 2004*, IEEE, 2004.

J.Henkel, W.Wolf, and S.Chakradhar, "On Chip Networks: A scalable communication-centric embedded system design paradigm," in *Proceedings, VLSI Design 2004*, IEEE, 2004.

J. Lee, V. Narayanan, W. Wolf, "An Architecture for Motion Estimation in the Transform Domain," in *Proceedings, VLSI Design 2004*, IEEE, 2004.

N. Chabini and W. Wolf, "An Approach for Reducing Dynamic Power Consumption in Synchronous Sequential Digital Designs," in *Proceedings, ASP-DAC 2004*, IEEE Computer Society Press, 2004.

J. Xu, W. Wolf, T. Lv, J. Henkel, and S. Chakradhar, "A case study in networks-on-chip design for embedded video," in *Proceedings*, *DATE 04*, IEEE Computer Society Press, 2004.

C. H. Lin, W. Wolf, and Y. Xie, "LZW-based code compression for embedded systems," in *Proceedings*, *DATE 04*, IEEE Computer Society Press, 2004.

Wayne Wolf, "Embedded is the new paradigm," IEEE Computer, 37(3), March 2004, pp. 99-101.

Todd Austin, David Blaauw, Scott Mahlke, Trevor Mudge, Chaitali Chakrabarti, and Wayne Wolf, "Mobile Supercomputers," *IEEE Computer*, 37(5), May 2004, pp. 81-83.

Wayne Wolf, "The future of multiprocessor systems-on-chips," in *Proceedings*, 41st Annual Design Automation Conference, ACM Press, 2004, pp. 681-685.

Marghoob Mohiyuddin, Amit Prakash, Adnan Aziz, and Wayne Wolf, "High-level techniques for signal processing: synthesizing interconnect-efficient low density parity check codes," in *Proceedings, 41st Annual Design Automation Conference*, ACM Press, 2004, pp. 488-491.

Shengqi Yang, Wayne Wolf, and N. Vijaykrishnan, "Search speed and power driven integrated software and hardware optimizations for motion estimation algorithms," in *Proceedings, International Conference on Multimedia and Exhibition*, IEEE, 2004, vol. 1, pp. 707-710.

Chang Hong Lin, Tiehan Lv, Wayne Wolf, and I. Burak Ozer, "A peer-to-peer architecture for distributed real-time gesture recognition," in *Proceedings, International Conference on Multimedia and Exhibition*, IEEE, 2004, vol. 1, pp. 27-30. Tiehan Lv, Burak Ozer, and Wayne Wolf, "A real-time background subtraction method with camera motion compensation," in *Proceedings, International Conference on Multimedia and Exhibition*, IEEE, 2004, vol, 1, pp. 331-334.

Wayne Wolf, "Smart cameras and pervasive information systems," in L. T. Yang, M. Guo, G. R. Gao, and N. K. Jha, eds., *Embedded and Ubiquitous Computing*, LNCS 3207, Springer, 2004, pp. 1107-1108.

S. Velipasalar and W. Wolf, "Recovering fields of view lines by using projective invariants," in *Proceedings, ICIP 2004*, IEEE, 2004, pp. 3069-3072.

Nourridene Chabini and Wayne Wolf, "An approach for integrating basic retiming and software pipelining," in *Proceedings, EMSOFT 2004*, ACM Press, 2004, pp. 287-296.

Jason Schlessman and Wayne Wolf, "Leakage power considerations for processor array-based vision systems," in *Proceedings of the 12th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI)*, October 2004, pp. 23-26.

Wayne Wolf, "Challenges in system-level design," in Alan J. Hu and Andrew K. Martin, eds., Formal Methods in Computer-Aided Design, LNCS 3312, Springer Verlag, 2004, pp. 1-5.

Wayne Wolf, "Applications and architectures," IEEE Computer, December 2004.

Shengqi Yang, Wayne Wolf, Wenping Wang, Vijaykrishnan Naraynan, and Yuan Xie, "Low-leakage robust SRAM cell design for sub-100 nm technologies," in *Proceedings, ASP-DAC 2005*, IEEE, 2005, vol. 1, pp. 539-544.

Ahmed A. Jerraya and Wayne Wolf, "Hardware/software interface codesign for embedded systems," *IEEE Computer*, 38(2), February 2005, pp. 63-69.

Wayne Wolf, "Multimedia applications of systems-on-chips," in Proceedings, DATE '05 Designers' Forum, ACM Press, 2005, pp. 86-89.

Shengqi Yang, Wayne Wolf, Narayan Vijaykrishnan, Dimitrios Serpanos, and Yuan Xie, "Power attack resistant cryptosystem design: a dynamic voltage and frequency scaling approach," in *Proceedings, DATE* '05 Designers' Forum, ACM Press, 2005, pp. 70-75.

Marinak Sen, Shuvra S. Bhattacharyya, Tiehan Lv, and Wayne Wolf, "Modeling image processing systems with homogeneous parameterized dataflow graphs," in *Proceedings, ICASSP 2005*, Paper DISPS-P2.8 (V-133) IEEE, 2005.

Wayne Wolf, "Building the software radio," IEEE Computer, 38(3), March 2005, pp. 87-89.

J. Schlessman, S. Sahay, W. Wolf, and S. S. Bhattacharyya, "An extended motion-estimation architecture applied to shape recognition," in *IEEE International Conference on Multimedia and Expo*, IEEE, 2005, pp. 1504-1507.

Ahmed Jerraya, Hannu Tenhunen, and Wayne Wolf, "Multiprocessor systems-on-chips," IEEE Computer, 38(7), July 2005, pp. 36-40.

Wayne Wolf, "The path to world class," System Design Frontier, 2(9), September 2005, pp. 12-14.

Senem Velipasalar and Wayne Wolf, "Multiple object tracking and occlusion handling by information exchange between uncalibrated cameras," in *Proceedings, IEEE International Conference on Image Processing*, IEEE, 2005, pp. 418-421.

Senem Velipasalar, Wayne Wolf, "Frame-Level Temporal Calibration of Video Sequences from Unsynchronized Cameras by Using Projective Invariants", *IEEE International Conference on Advanced Video and Signal Based Surveillance*, Como, Italy, September 15-16, 2005.

Cheng-Yao Chen, Wayne Wolf, "Real-time Illumination Compensation for Face Processing in Video Surveillance", *IEEE International Conference on Advanced Video and Signal Based Surveillance*, Como, Italy, September 15-16, 2005.

C.-H. Lee and W. Wolf, "Energy/power estimation for LDPC decoders in software radio systems," in *Proceedings, IEEE Internatiional Symposium on Signal Processing Systems*, IEEE, 2005.

J. Schlessman, B. Ozer, K. Fujino, K. Itoh, and W. Wolf, "FPGA-Based Design of a Surveillance System Employing Optical Flow," in *Proceedings, Workshop on Synthesis and System Integration of Mixed Information Technologies*, 2006.

F. Haim, M. Sen, D. Ko, S. S. Bhattacharyya, and W. Wolf, "Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs," in *Proceedings of the International Conference on Acoustics, Speech, and Signal Processing*, IEEE, 2006, pp. III-1052-III-1055.

M. Kushwaha, I. Amundson, C. H. Lin, X. Koutsoukos, S. Neema, J. Sztipanovits, and W. Wolf, "An object-centric programming framework for ambient-aware, service-oriented sensor networks," in *Proceedings*, *IPSN*, IEEE, 2006.

J. Schlessman, C.Y. Chen, B. Ozer, K. Fujino, K. Itoh, W. Wolf, "Hardware/software co-design of an FPGA-based embedded tracking system," CVPR Embedded Computer Vision Workshop, IEEE, 2006.

Wayne Wolf, "A half-million strong at least," IEEE Computer, 39(9), September 2006, pp. 109-110.

Senem Velipasalar, Jason. Schlessman, Cheng-Yao Chen, Wayne Wolf, and Jaswinder Pal Singh, "SCCS: a scalable clustered camera system for multiple object tracking communicating via Message Passing Interface," in *Proceedings, International Conference on Multimedia and Expo*, IEEE, 2006.

Senem Velipasalar, Chang-Hong Lin, Jason Schlessman, and Wayne Wolf, "Design and verification of communication protocols for peer-to-peer multimedia systems," in *Proceedings, International Conference on Multimedia and Expo*, IEEE, 2006.

C. H. Lin, W. Wolf, A. Dixon, X. Koutsoukos, and J. Sztipanovits, "Design and implementation of ubiquitous smart cameras," in *Proceedings, SUTC 2006*, IEEE, 2006.

Cheng-Yao Chen and Wayne Wolf, "Background modeling and object tracking using multi-spectral sensors," in *Proceedings, ACM Workshop on Video Surveillance and Sensor Networks*, ACM, 2006.

Jason Schlessman, Ikdong Kim, Jaechang Shim, Yun Cheol Baek, and Wayne Wolf, "Low power, low cost wireless camera sensor nodes for human detection," in *Proceedings, Sensys 06*, ACM, 2006.

Cheng-Yao Chen and Wayne Wolf, "An activity model for distributed smart cameras," in ACM Workshop on Distributed Smart Cameras, ACM, 2006.

Cheng-Yao Chen, Jason Schlessman, and Wayne Wolf, "Towards accessible real-time distributed embedded vision middleware," ACM Workshop on Funamentals and Application of Computer-Based Design, ACM, 2006.

Noureddine Chabini and Wayne Wolf, "Reducing the Code Size of Retimed Software Loops under Timing and Resource Constraints," in A. Rettberg, M. Zanella, R. Domer, A. Gertslauer, and F. Rammig, eds., *Embedded System Design: Topics, Techniques and Trends*, Springer, 2007, pp. 255-268.

Chia-Han Lee and Wayne Wolf, "Design methodology of software radio systems," Embedded Computer Systems: Architectures, Modeling, and Simulation, LNCS vol. 4599, July 2007, pp. 355-364.

Chia-Han Lee and Wayne Wolf, "Multiple access-inspired cooperative spectrum sensing for cognitive radio," in *Proceedings of the IEEE Military Communications Conference*, IEEE, 2007.

Jason Schlessman, Mark Lodato, Burak Ozer, and Wayne Wolf, "Heterogeneous MPSoC architectures for embedded computer vision," in 2007 IEEE International Conference on Multimedia and Expo, IEEE, 2007, pp. 1870-1873.

Mark Daniels, Kate Muldawer, Jason Schlessman, Burak Ozer, and Wayne Wolf, "Real-time human motion detection with distributed smart cameras," IEEE/ACM International Conference on Distributed Smart Cameras, IEEE, 2007.

Noureddine Chabini and Wayne Wolf, "Register binding guided by the size of variables," in *Proceed-ings*, *ICCD* '07, IEEE Computer Society Press, 2007.

Noureddine Chabini and Wayne Wolf, "An approach for computing the initial state for retimed synchronous sequential circuits," in *Proceedings*, *HLDVT* '07, IEEE Computer Society Press, 2007.

Chia-Han Lee and Wayne Wolf, "Energy-efficient techniques for cooperative spectrum sensing in cognitive radios," in *Proceedings*, 2nd IEEE Workshop on Cognitive Radio Networks, IEEE, 2008.

A. Abdallah, W. Wolf, and G. Hellestrand, "Statistical characterization of execution time through simulation," in *Proceedings, IEEE Workshop on Intelligent Solutions in Embedded Systems (WISES '08)*," Regensburg Germany, IEEE, July 10-11 2008, pp. 61-73.

Hamid Aghajan, Richard Kleihorst, Bernhard Rinner, and Wayne Wolf, "Introduction to the issue on distributed processing in vision networks," *IEEE Journal of Selected Topics in Signal Processing*, 2(4), August 2008, pp. 445-447.

Bernard Rinner and Wayne Wolf, "A bright future for distributed smart cameras," *Proceedings of the IEEE*, 96(10), October 2008, pp. 1562-1564.

Fumin Zhang, Klementyna Szwaykowska, Wayne Wolf, and Vincent Mooney, "Task scheduling for control oriented requirements for cyber-physical systems," in 2008 Real-Time Systems Symposium, IEEE, 2008, pp. 47-56.

Minki Cho, Jason Schlessman, Wayne Wolf, and Saibal Mukhopadhyay, "Accuracy-aware SRAM: a reconfigurable low power SRAM architecture for mobile multimedia applications," in *Proceedings, ASP-DAC 2009*, IEEE, 2009, pp. 823-828.

Wayne Wolf, "Cyber-physical systems," IEEE Computer, 42(3), March 2009, pp. 88-89.

Books and book chapters

Dwight D. Hill, Kurt Keutzer, and Wayne Wolf, "Overview of the IDA System: A Toolset for VLSI Layout Synthesis," in Wolfgang Fichtner and Martin Morf, eds., *VLSI CAD Tools and Applications*, Kluwer Academic Publishers, 1987, pp. 233-263.

Wayne H. Wolf and Alfred E. Dunlop, "Symbolic Layout and Compaction," in Bryan T. Preas and Michael J. Lorenzetti, eds., *Physical Design Automation of VLSI Systems*, Benjamin-Cummings, 1988, chapter 6.

Wayne Wolf, Andres Takach, and Tien-Chien Lee, "Architectural optimization methods for controldominated machines," in Raul Camposano and Wayne Wolf, eds., *High-Level VLSI Synthesis*, Kluwer Academic Publishers, 1991.

Raul Camposano and Wayne Wolf, eds., High-Level VLSI Synthesis, Kluwer Academic Publishers, Norwell MA, 1991.

Wayne Wolf, Modern VLSI Design, P T R Prentice Hall, 1994.

Sharad Malik. Wayne Wolf, Andrew Wolfe, Yao-Tsun Steven Li, and Ti-Yen Yen, "Performance analysis of embedded systems," in G. De Micheli and M. Sami, eds., *Hardware-Software Co-Design*, Kluwer Academic Publishers, 1996.

Ti-Yen Yen and Wayne Wolf, Hardware-Software Co-Synthesis of Distributed Embedded Systems, Kluwer Academic Publishers, 1997.

Joergen Staunstrup and Wayne Wolf, eds., Hardware/Software Co-Design: Principles and Practice, Kluwer Academic Publishers, 1998.

Wayne Wolf, "Hardware/Software Co-Synthesis Algorithms," in Joergen Staunstrup and Wayne Wolf, eds., Hardware/Software Co-Design: Principles and Practice, Kluwer Academic Publishers, 1998.

Wayne Wolf, Modern VLSI Design, second edition, P T R Prentice Hall, 1998.

Wayne Wolf, "Hardware/Software Co-Synthesis Algorithms," in A.-A. Jerraya and J. Mermet, eds., *System-Level Synthesis*, NATO Science Series, Series E: Applied Sciences, Vol. 357, Kluwer Academic Publishers, 1999, pp. 189-217.

Wayne Wolf, "Embedded Computing Systems and Hardware/Software Co-Design," Chapter 77 in *The VLSI Handbook*, Wai-Kai Chen, editor, CRC Press, 2000.

Wayne Wolf, "Video Processing Architectures," Section 17.4 in Richard C. Dorf, ed., The Electrical Engineering Handbook, CRC Press, 2000.

Wayne Wolf, Computers as Components: Principles of Embedded Computing System Design, Morgan Kaufman, 2000.

Giovanni De Micheli, Rolf Ernst, and Wayne Wolf, eds., Readings in Hardware/Software Co-Design, Morgan Kaufman, 2001.

Wayne Wolf, "Embedded Systems-on-Chips," Chapter 22 in Vojin Oklobzija, ed., VLSI Design, CRC Press, 2001.

Wayne Wolf, Modern VLSI Design, second edition (Chinese translation), P T R Prentice Hall, 2001.

Zhao Wu and Wayne Wolf, "Parallel Architectures for Programmable Video Signal Processing," in Yu Hen Hu, ed., *Programmable Digital Signal Processors*, Marcel Dekker, 2002.

Wayne Wolf, Modern VLSI Design, third edition, P T R Prentice Hall, 2002.

Burak Ozer, Tiehan Lv, and Wayne Wolf, "Real-time analysis of human body parts and gesture recognition in 3D," in Nikos Sarris and Michael G. Strintzis, eds., 3D Modeling and Animation: Synthesis and Analysis Techniques for the Human Body, Idea Group, 2004.

Wayne Wolf, FPGA-Based System Design, P T R Prentice Hall, 2004.

Ahmed Amine Jerraya and Wayne Wolf, eds., Multiprocessor Systems-on-Chips, Morgan Kaufman, 2004.

Ahmed Amine Jerraya and Wayne Wolf, "The What, Why and How of MPSoCs," Chapter 1 in Ahmed Amine Jerraya and Wayne Wolf, eds., Multiprocessor Systems-on-Chips, Morgan Kaufman, 2004.

Santanu Dutta, Jens Rennert, Tiehan Lv, Jiang Xu, Shengqi Yang, and Wayne Wolf, "MPSoCs for Video," Chapter 14 in Ahmed Amine Jerraya and Wayne Wolf, eds., *Multiprocessor Systems-on-Chips*, Morgan Kaufman, 2004.

Shuvra Bhattacharyya and Wayne Wolf, "Tools and methodologies for system-level design," Chapter 3 in Louis Scheffer, Luciano Lavagno, and Grant Martin, eds., *EDA for IC System Design, Verification, and Testing*, Taylor & Francis, 2006.

Wayne Wolf, "Intellectual Property-Based Design," Chapter 11 in David R. Martinez, Robert A. Bond, and M. Michael Vai, eds., High Performance Embedded Cmoputing Handbook: A Systems Perspective, CRC Press, 2008.

Wayne Wolf, High Performance Embedded Computing: Architectures, Applications, and Methodologies, Elsevier, 2006.

Wayne Wolf, Computers as Components: Principles of Embedded Computing System Design, 2nd ed., Elsevier, 2008.

Wayne Wolf, Modern VLSI Design: IP-Based Design, 4th ed., Prentice Hall Professional, 2009.

Wayne Wolf, Modern VLSI Design: IP-Based Design, 4th international ed., Prentice Hall Professional, 2009.

EXHIBIT B

EXHIBIT B

OTHER CASES IN WHICH PROFESSOR WAYNE WOLF HAS TESTIFIED AS AN EXPERT WITNESS (PARTIAL LIST)

Mentor Graphics Corporation v. Quickturn Design Systems, Inc. Docket Number: CV 96-342-RE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF OREGON

APTIX Corporation, META Systems, Inc. v. Quickturn Design Systems, Inc. Case Number: C 98-00762 WHA UNITED STATES DISTRICT COURT FOR THE NORTHERN DISTRICT OF CALIFORNIA

Mentor Graphics Corporation et al. v. Quickturn Design Systems, Inc. and Cadence Design Systems, Inc. Case Numbers: C 00-1030 SI, 99-5464 SI, 00-3291 SI, 02-1426 SI UNITED STATES DISTRICT COURT FOR THE NORTHERN DISTRICT OF CALIFORNIA

GE Harris Railway Electronics, L.L.C., and GE-Harris Railway Electronics Services, L.L.C. v. Westinghouse Air Brake Company. Civil Action Number: 99-070-GMS UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

AGENCY TESTIMONY OFFERED BY PROFESSOR WAYNE WOLF

Agency: United States International Trade Commission Investigation Number: 337-TA-383 Complainant: Quickturn Design Systems, Inc.