


Arithmetic Instructions

- General form



- *src₁* and *reg* must be registers; *src₂* may be a register or a signed 13-bit number

```
add %o1,%o2,%g3
```

```
sub %i1,2,%g3
```

- Some SPARCs have no multiply and divide instructions
see Appendix E of the SPARC Architecture Manual, §4.10 in Paul
- Standard run-time library provides multiply and divide routines

```
.mul .rem .div signed arithmetic
```

```
.umul .urem .udiv unsigned arithmetic
```

Data Movement


- Load a constant into a register

```

set    value, reg          sethi   %hi(value), reg
                        or      reg, %lo(value), reg

```

- if `%hi(value) == 0`, omit `sethi`, if `%lo(value) == 0`, omit `or`
- `sethi` instruction



e.g., direct addressing

```

set a,%g1          sethi %hi(a),%g1
ld [%g1],%g2      or %lo(a),%g1
                  ld [%g1],%g2

```

faster alternative (2 instead of 3 ticks):

```

sethi %hi(a),%g1
ld [%g1+%lo(a)],%g2

```

- Clearing registers and memory; note the use of `%g0` to stand for 0

```

add %g0,%g0,%o1
st %g0,[%i1]
stb %g0,[%i1]

```

Synthetic Instructions

- **Synthetic instructions** Or **pseudo-instructions** are implemented by the **assembler** by one or more “real” instructions

SYNTHETIC

move register to register

`mov src ,dst`

clear register, memory

`clr reg`

`clr [address]`

negate

`neg dst`

`neg src ,dst`

increment/decrement

`inc dst`

`dec dst`

REAL

`or %g0 ,src ,dst`

`add %g0 ,%g0 ,reg`

`st %g0 , [address]`

`sub %g0 ,dst ,dst`

`sub %g0 ,src ,dst`

`add dst ,1 ,dst`

`sub dst ,1 ,dst`

- See page 85 in the SPARC Manual and Appendix C in Paul

Bitwise Logical Instructions

- General form

and andn or orn xor xnor	{cc}	src ₁ , src ₂ , dst
---	------	---

- Corresponding C bitwise operators; *src₂* is a register or a signed 13-bit number

and $dst = src_1 \ \& \ src_2$

andn $dst = src_1 \ \& \ \sim src_2$

or $dst = src_1 \ | \ src_2$

orn $dst = src_1 \ | \ \sim src_2$

xor $dst = src_1 \ \wedge \ src_2$

xnor $dst = src_1 \ \wedge \ \sim src_2$

Bitwise Logical Instructions, cont'd

- Complement

2's complement `neg reg` `sub %g0,reg,reg`

1's complement `not reg` `xnor reg,%g0,reg`

- Synthetic instructions

`btst bits,reg` `andcc reg,bits,%g0`

`bset bits,reg` `or reg,bits,reg`

`bclr bits,reg` `andn reg,bits,reg`


`btog bits,reg` `xor reg,bits,reg`

e.g.,

`btst 0x8,%g1`

Shift Instructions

- General form



- Instruction format

10	<i>reg</i>	<i>s11</i> =100101 <i>sr1</i> =100110 <i>sra</i> =100111	<i>src</i>	0	00000000	<i>reg</i> ₁
10	<i>reg</i>	"	<i>src</i>	1	00000000	0..31
31	29	24	18	13	12	4

- Vacated bits: *s11* or *sr1* fill with 0s, *sra* fills with sign bit
- For 2's complement numbers
 - sra reg, n, reg* divides *reg* by 2^n
 - s1a reg, n, reg* multiplies *reg* by 2^n
 - shift instructions do ***not*** modify the condition codes

Floating Point Instructions

- Floating point instructions are performed using the floating point unit (FPU);
- 32 floating point registers: %F0 — %F31
- Floating point load and store instructions:

```
ld [address],freg
```

```
ldd [address],freg
```

```
st freg,[address]
```

```
std freg,[address]
```

doubles use even-odd register pair

- Other instructions; *src*, *src1*, *src2*, *dst* denote floating point registers

fmovs	<i>src, dst</i>	move; double/quad takes 2/4 fmovs
fnegs	<i>src, dst</i>	negate; double/quad takes 1/3 fmovs
fabss	<i>src, dst</i>	absolute value; double/quad takes 1/3 fmovs
fsqrt[sdq]	<i>src, dst</i>	square root
fadd[sdq]	<i>src1, src2, dst</i>	addition
fsub[sdq]	<i>src1, src2, dst</i>	subtraction
fmul[sdq]	<i>src1, src2, dst</i>	multiplication
fdiv[sdq]	<i>src1, src2, dst</i>	division

Floating Point Instructions, cont'd

- Comparison and branching

`fcmp[sdq]` *src1, src2* floating point compare

- 4 floating point condition codes

E equal
L less than
G greater than
U unordered

- Use these condition codes with floating point conditional branches

see page 38 in SPARC Architecture Manual, §11.5 in Paul

- Floating point conversions

`f[sdq]toi` *src1, src2* convert single/double/quad to signed integer

`fito[sdq]` *src1, src2* convert integer to single/double/quad

`fitox` rounds to “even”, `fxtoi` rounds toward 0; register holds an integer

`f[sdq]to[sdq]` *src1, src2* convert between floating point formats