

## Data Movement

- Load a constant into a register

0	29	28	4	21	<i>imm22</i>
31					

e.g.: direct addressing

```
set a,%g1
ld [%g1],%g2
sethi %hi(a),%g1
or %lo(a),%g1
ld [%g1],%g2
```

faster alternative (2 instead of 3 ticks):

```
sethi %hi(a),%g1
ld [%g1+%lo(a)],%g2
```

- Clearing registers and memory: note the use of %g0 to stand for 0

```
add %g0,%g0,%o1
st %g0,[%i1]
stb %g0,[%i1]
```

## Arithmetic Instructions

- General form

- and must be registers; may be a register or a signed 13-bit number
- add %o1,%o2,%g3
- sub %i1,2,%g3
- Some SPARCs have no multiply and divide instructions see Appendix E of the SPARC Architecture Manual, §4.10 in Paul
- Standard run-time library provides multiply and divide routines
  - .mul .rem .div signed arithmetic
  - .umul .urem .udiv unsigned arithmetic

## Bitwise Logical Instructions

- General form

- Corresponding C bitwise operators: is a register or a signed 13-bit number

```
and      =      &
andn     =      & ~
or       =      |
orn      =      | ~
xor      =      ^
xnor     =      ^ ~
```

## Synthetic Instructions

- *Synthetic instructions* or *pseudo-instructions* are implemented by the *assembler* by one or more “real” instructions

**SYNTHETIC**

move register to register

```
mov src,dst
```

clear register, memory

```
clr reg
```

```
clr [address]
```

negate

```
neg dst
```

```
neg src,dst
```

increment/decrement

```
inc dst
```

```
dec dst
```

**REAL**

```
or %g0,src,dst
```

```
add %g0,%g0,reg
```

```
st %g0,[address]
```

```
sub %g0,dst,dst
```

```
sub %g0,src,dst
```

```
add dst,1,dst
```

```
sub dst,1,dst
```

- See page 85 in the SPARC Manual and Appendix C in Paul

## Shift Instructions

- General form

31	29	24	18	13	12	4
1 0	<i>reg</i>	<i>sll</i> = 100101 <i>srl</i> = 100110 <i>sra</i> = 100111	<i>src</i>	0	00000000	
1 0	<i>reg</i>	<i>sll</i> = " <i>n</i> "	<i>src</i>	1	00000000	0..31

- Instruction format
- Vacated bits: *sll* or *srl* fill with 0s, *sra* fills with sign bit
- For 2's complement numbers  
*sra reg, n, reg* divides *reg* by  
*sla reg, n, reg* multiplies *reg* by  
shift instructions do *not* modify the condition codes

## Bitwise Logical Instructions, cont'd

- Complement
 

2's complement	<i>neg reg</i>	<i>sub %g0, reg, reg</i>
1's complement	<i>not reg</i>	<i>xnor reg, %g0, reg</i>
- Synthetic instructions
 

<i>btcst bis, reg</i>	<i>andcc reg, bits, %g0</i>
<i>bset bis, reg</i>	<i>or reg, bits, reg</i>
<i>bclr bis, reg</i>	<i>andn reg, bits, reg</i>
<i>btcog bits, reg</i>	<i>xor reg, bits, reg</i>

 e.g.,  
*btcst 0x8, %g1*

## Floating Point Instructions, cont'd

- Comparison and branching
 

<i>fcmp[sdq]</i>	<i>src1, src2</i>	floating point compare
------------------	-------------------	------------------------
- 4 floating point condition codes
 

<b>E</b>	equal
<b>L</b>	less than
<b>G</b>	greater than
<b>U</b>	unordered
- Use these condition codes with floating point conditional branches  
see page 38 in SPARC Architecture Manual, §11.5 in Paul
- Floating point conversions
 

<i>f[sdq]toi</i>	<i>src1, src2</i>	convert single/double/quad to signed integer
<i>f[tc]sdq</i>	<i>src1, src2</i>	convert integer to single/double/quad
<i>f[tc]ox</i>	rounds to "even", <i>f[tc]oi</i>	rounds toward 0; register holds an integer
<i>f[sdq][tc]sdq</i>	<i>src1, src2</i>	convert between floating point formats

## Floating Point Instructions

- Floating point instructions are performed using the floating point unit (FPU);
- 32 floating point registers: *%f0* — *%f31*
- Floating point load and store instructions:
 

<i>ld</i>	<i>[address]1, freg</i>
<i>ladd</i>	<i>[address]1, freg</i>
<i>st</i>	<i>freg, [address]1</i>
<i>std</i>	<i>freg, [address]1</i>

 doubles use even-odd register pair
- Other instructions: *src, src1, src2, dst* denote floating point registers
 

<i>fmove</i>	<i>src, dst</i>	move; double/quad takes 2/4 <i>fmove</i> s
<i>fnegs</i>	<i>src, dst</i>	negate; double/quad takes 1/3 <i>fmove</i> s
<i>fabs</i>	<i>src, dst</i>	absolute value; double/quad takes 1/3 <i>fmove</i> s
<i>fsgqrt[sdq]</i>	<i>src, dst</i>	square root
<i>fadd[sdq]</i>	<i>src1, src2, dst</i>	addition
<i>fsub[sdq]</i>	<i>src1, src2, dst</i>	subtraction
<i>fmul[sdq]</i>	<i>src1, src2, dst</i>	multiplication
<i>fdiv[sdq]</i>	<i>src1, src2, dst</i>	division