


# SPARC Architecture

---

- 8-bit cell (byte) is smallest addressable unit
- 32-bit addresses, i.e., 32-bit virtual address space
- Larger sizes: at address  $A$



- SPARC is a ***big-endian*** (big end, or most-significant end, first) machine

# SPARC Registers

---

- 32, 32-bit wide general-purpose registers

	<code>%r0</code>	...	<code>%r31</code>	
<code>%g0</code> ... <code>%g7</code>	<code>%r0</code>	...	<code>%r7</code>	global
<code>%o0</code> ... <code>%o7</code>	<code>%r8</code>	...	<code>%r15</code>	output
<code>%l0</code> ... <code>%l7</code>	<code>%r16</code>	...	<code>%r23</code>	local
<code>%i0</code> ... <code>%i7</code>	<code>%r24</code>	...	<code>%r31</code>	input

- The groups relate to procedure calling conventions

- Some registers have *dedicated uses*

<code>%sp</code> ( <code>%r14</code> )	stack pointer
<code>%fp</code> ( <code>%r30</code> )	frame pointer
<code>%r15</code>	temporary
<code>%r31</code>	return address

- Register `%g0` always has the value 0 when read; writing it has no effect
- Other special registers (manipulated by special instructions):

floating point registers (`%f0...%f31`)  
 program counter (`pc`)  
 next program counter (`npc`)  
**PSR, TBR, WIM, Y**

# SPARC Register Map

- see page 193 in the SPARC Architecture Manual, §2.2 in Paul

<i>in</i>	%i7	%r31	return address - 8
	%i6, %fp	%r30	frame pointer
	%i5	%r29	incoming parameter 6
	...	...	...
	%i0	%r24	incoming parameter 1/return value <i>to</i> caller
<i>local</i>	%l7	%r23	local 7
	...	...	...
	%l0	%r16	local 0
<i>out</i>	%o7	%r15	temporary value/address of <i>call</i> instruction
	%o6, %sp	%r14	stack pointer
	%o5	%r13	outgoing parameter 6
	...	...	...
	%o0	%r8	outgoing parameter 1/return value <i>from</i> caller
<i>global</i>	%g7	%r7	global 7
	...	...	...
	%g1	%r1	temporary value
	%g0	%r0	0

# SPARC Register Map, cont'd

- Other registers

	<b>%y</b>		<b>Y register</b>
<b>state</b>	<b>%psr</b>		<b>integer condition codes</b>
	<b>%fsr</b>		<b>floating point condition codes</b>
	<b>%csr</b>		<b>coprocessor condition codes</b>
	<b>%f31</b>		<b>floating point value</b>
<b>float- ing point</b>	<b>...</b>	<b>...</b>	<b>...</b>
	<b>%f0</b>		<b>floating point value</b>

- Register save conventions: what happens across calls?

<b>%g2 ... %g7</b>	saved?
<b>%g1</b>	destroyed
<b>%o0 ... %o5, %o7</b>	destroyed
<b>%o6</b>	saved
<b>%l0 ... %l7</b>	saved
<b>%i0 ... %i7</b>	saved
<b>%f0 ... %f31</b>	saved


# SPARC Instruction Set

- Instruction groups


load/store instructions  
 integer arithmetic and bitwise logical instructions  
 control instructions (branches, calls)  
 special instructions (operating system)  
 floating point arithmetic and conversion

- Instruction formats (see page 44, Ch. 8 in Paul)


format 1 ( $op = 1$ ): `call`



format 2 ( $op = 0$ ): `sethi` and branches (`bicc`, `fbcc`, `cbccc`)



format 3 ( $op = 2$  or  $3$ ): remaining instructions



# Assembly vs. Machine Language

---

- **Machine language** is the **bit patterns** that represent instructions
- **Assembly language** is a **symbolic representation** of machine language
- **Assemblers** translate from assembly language to machine language


`add %i1, 360, %o2` is a format 3 instruction: 022401460550

2	10	0	25	1	360
31	29	24	18	13	12
2	12	0	31	1	550 octal

- Assemblers: mapping an assembly instruction to a machine instruction (1-to-1)
- Compilers: mapping a statement to 1 or many assembly instructions
- **Disassemblers** translate from machine language to **an** assembly language

# Load Instructions

- Load: move data from memory to a register




- Fetched byte or halfword appears right-justified in the 32-bit register
- Leftmost bits are zero-filled or sign-extended
- A double word is loaded into a register ***pair*** and *reg* must be even
  - the most-significant word lands in *reg*
  - the least-significant word in *reg* + 1
- Addresses must be ***aligned***: for address *A*
  - halfword  $A \bmod 2 = 0$
  - word  $A \bmod 4 = 0$
  - double word  $A \bmod 8 = 0$

# Store Instructions

---

- Move data from a register to memory



- Storing bytes and halfwords

the rightmost bits are stored

the leftmost bits are ignored

- Storing double words

*reg* must be even



# Addressing Modes

---

- SPARC has two addressing modes to yield an effective address

1. add the contents of two registers
2. add the contents of a register and a signed, 13-bit number

- Common names

1. register indirect or deferred

```
ld [%o1],%o2
```

1. register indexed (above is a special case that uses %g0)

```
st %o1,[%o2+%o3]
```

2. register displacement or based

```
ld [%o1+10],%o2
```

- Assembly-language syntax:  $N$  is a 13-bit integer constant

<i>address</i>	<i>synonym</i>
<i>reg</i>	<i>reg</i> + %g0
<i>reg</i> + <i>reg</i>	
<i>reg</i> + $N$	
$N$ + <i>reg</i>	<i>reg</i> + $N$
$N$	%g0 + $N$