

Clocked D Flip-Flop Memory Overview Clocked D Flip-Flop. Computers and TOY have many types of memory. • Output follows D input while clock is 1. Program counter. • Output is remembered while clock is 0. Registers. Main memory. Clocked SR flip flop Clocked D flip flop We implement each bit of memory with a clocked D flip-flop. S D D Q Q Cl Cl Need mechanism to organize and manipulate GROUPS of related bits. 0 0 С D • TOY has 16-bit words. • Memory hierarchy makes architecture manageable. Implementation Interface Q Cl D 5 6 Bus Stand-Alone Register 16-bit bus. k-bit register. Bundle of 16 wires. Stores k bits. Memory transfer, • Register contents always available on output. • If write enable is asserted, k input register transfer. bits get copied into register. D x_0 0 Yo Cl Ex: Program Counter, 16 TOY registers, 8-bit bus. Bundle of 8 wires. 256 TOY memory locations. D X_1 **Y**₁ TOY memory address. 4-bit bus. 16 16 reg Bundle of 4 wires. x_{15} D read write **Y**15 TOY register address. · CI 🧕 data data write Write enable 16-bit Register Interface 16-bit Register Implementation 7 8

Register File Interface

n-by-k register file.

- Bank of n registers; each stores k bits.
- Read and write information to *one* of n registers.
 - $\log_2 n$ address inputs specifies which one
- Addressed bits always appear on output.
- If write enable and clock are asserted, k input bits are copied into addressed register.

Examples.

- TOY registers: n = 16, k = 16.
- TOY main memory: n = 256, k = 16.
- Real computer: n = 256 million, k = 32.
 - 1 GB memory
 - (1 Byte = 8 bits)



256 x 16 Register File Interface

9

Register File Implementation: Reading

Implementation example: TOY main memory.

- Use 256 16-bit registers.
- Multiplexer is combinational circuit.



Register File Implementation

Implementation example: TOY main memory.

- . Use 256 16-bit registers.
- Multiplexer and decoder are combinational circuits.



2ⁿ-to-1 Multiplexer

n = 8 for main memory

2ⁿ-to-1 multiplexer.

- n select inputs, 2ⁿ data inputs, 1 output.
- Copies "selected" data input bit to output.



8-to-1 Mux Interface



8-to-1 Mux Implementation





6.3: TOY Machine Architecture



Designing a Processor

How to build a microprocessor?

- Develop instruction set architecture (ISA).
 16-bit words, 16 TOY machine instructions
 - Determine major components.
 - ALU, memory, registers, program counter
 - Determine datapath requirements.
 "flow" of bits

Establish clocking methodology.

- 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
 determine settings of control signals

The TOY Machine

TOY machine.

- 256 16-bit words of memory.
- 16 16-bit registers.
- 18-bit program counter.
- 16 instructions types.

What we've done.

- Written programs for the TOY machine.
- Software implementation of fetch-execute cycle.
 TOY simulator.

Our goal today.

Hardware implementation of fetch-execute cycle.
 TOY computer.



22

Instruction Set Architecture

Instruction set architecture (ISA).

- 16-bit words, 256 words of memory, 16 registers.
- Determine set of primitive instructions.
 - too narrow \Rightarrow cumbersome to program
 - too broad \Rightarrow cumbersome to build hardware
- TOY machine: 16 instructions.

	Instructions		Instructions
0:	halt	8:	load
1:	add	9:	store
2:	subtract	A:	load indirect
3:	and	B:	store indirect
4:	xor	C:	branch zero
5:	shift left	D:	branch positive
6:	shift right	E:	jump register
7:	load address	F:	jump and link



Registers TOY registers: fancy 16 x 16-bit register file. . Want to be able to read two registers, and write to a third in the same instructions: R1 ← R2 + R3. • 3 address inputs, 1 data input, 2 data outputs. Add decoders and muxes for additional ports. RO R8 16 Write Data R1 R9 16 R2 RA A Data Write Address R3 RB 16 R4 RC **B** Data A Address R5 RD R6 RE **B** Address R7 RF CI Write 29

Datapath and Control

Datapath.

- Layout and interconnection of components.
- Must accommodate all instruction types.

Control.

- Choreographs the "flow" of information on the datapath.
- Depending on instruction, different control wires are turned on.





Datapath and Control

30

32

Datapath.

- . Layout and interconnection of components.
- Must accommodate all instruction types.

Control.

- Choreographs the "flow" of information on the datapath.
- Depending on instruction, different control wires are turned on.











Pipelining

Pipelining.

- At any instant, processor is either fetching instructions or executing them (and so half of circuitry is idle).
- Why not fetch next instruction while current instruction is executing?
 - Analogy: washer / dryer.

Issues.

- Jump and branch instructions change PC.
 - "Prefetch" next instruction.
- Fetch and execute cycles may need to access same memory.
 - Solution: use two memory "caches".

Result.

- Better utilization of hardware.
- Can double speed of processor.





*not counting the passive resistors 52