Princeton University COS 217: Introduction to Programming Systems A Subset of IA-32 Assembly Language

1. Instruction Operands

1.1. Immediate Operands

Syntax: \$i

Semantics: Evaluates to *i*. Note that *i* could be a label...

Syntax: \$label

Semantics: Evaluates to the memory address denoted by *label*.

1.2. Register Operands

Syntax: %r

Semantics: Evaluates to reg[r], that is, the contents of register r.

1.3. Memory Operands

Syntax: disp(%base, %index, scale)

Semantics:

disp is a literal or label.
base is a general purpose register.
index is any general purpose register except EBP.
scale is the literal 1, 2, 4, or 8.

One of *disp*, *base*, or *index* is required. All other fields are optional.

Evaluates to the contents of memory at a certain address. The address is computed using this formula:

```
disp + reg[base] + (reg[index] * scale)
```

The default *disp* is 0. The default *scale* is 1. If *base* is omitted, then reg[*base*] evaluates to 0. If *index* is omitted, then reg[*index*] evaluates to 0.

2. Commonly Used Memory Operands

Syntax	Semantics	Description
label	<pre>disp: labe1 base: (none) index: (none) scale: (none)</pre>	Direct Addressing . The contents of memory at a certain address. The offset of that address is denoted by <i>label</i> .
	mem[0+(0*0)+label] mem[label]	Often used to access a long, word, or byte in the bss , data , or rodata section.
(%r)	<pre>disp: (none) base: r index: (none) scale: (none)</pre>	Indirect Addressing . The contents of memory at a certain address. The offset of that address is the contents of register <i>r</i> .
	mem[reg[r]+(0*0)+0] mem[reg[r]]	Often used to access a long, word, or byte in the stack section.
i(%r)	<pre>disp: i base: r index: (none) scale: (none) mem[reg[r]+(0*0)+i]</pre>	Base-Pointer Addressing . The contents of memory at a certain address. The offset of that address is the sum of <i>i</i> and the contents of register <i>r</i> .
	mem[reg[r]+i]	Often used to access a long, word, or byte in the stack section.
label(%r)	<pre>disp: label base: r index: (none) scale: (none) mem[reg[r]+(0*0)+label]</pre>	Indexed Addressing . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> and the contents of register <i>r</i> .
	mem[reg[r]+label]	Often used to access an array of bytes (characters) in the bss , data , or rodata section.
label(,%r,i)	<pre>disp: label base: (none) index: r scale: i mem[0+(reg[r]*i)+label]</pre>	Indexed Addressing . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> , and the contents of register <i>r</i> multiplied by <i>i</i> .
	mem[(reg[r]*i)+label]	Often used to access an array of longs or words in the bss , data , or rodata section.

3. Assembler Mnemonics

Key:

src: a source operanddest: a destination operandI: an immediate operandR: a register operandM: a memory operandlabel: a label operand

For each instruction, at most one operand can be a memory operand.

3.1. Data Transfer Mnemonics

Syntax	Semantics	Description
mov{1,w,b} srcIRM, destRM	dest = src;	Move. Copy src to dest.
		Flags affected: None
$movsb{1,w}$ $srcRM$, $destR$	dest = src;	Move Sign-Extended Byte. Copy byte
		operand src to word or long operand dest,
		extending the sign of src.
		Flags affected: None
movswl srcRM, destR	dest = src;	Move Sign-Extended Word. Copy word
		operand src to long operand dest,
		extending the sign of src.
		Flags affected: None
$movzb{1,w}$ $srcRM$, $destR$	dest = src;	Move Zero-Extended Byte. Copy byte
		operand src to word or long operand dest,
		setting the high-order bytes of <i>dest</i> to 0.
		Flags affected: None
movzwl <i>srcRM</i> , <i>destR</i>	dest = src;	Move Zero-Extended Word. Copy word
		operand src to long operand dest, setting
		the high-order bytes of <i>dest</i> to 0.
		Flags affected: None
$push{1,w}$ $srcIRM$	$reg[ESP] = reg[ESP] - {4,2};$	Push . Push <i>src</i> onto the stack.
	mem[reg[ESP]] = src;	Flags affected: None
pop{1,w} destRM	<pre>dest = mem[reg[ESP]];</pre>	Pop . Pop from the stack into <i>dest</i> .
	$reg[ESP] = reg[ESP] + {4,2};$	Flags affected: None
lea{l,w} srcM, destR	dest = &src	Load Effective Address. Assign the
		address of src to dest.
		Flags affected: None
cltd	reg[EDX:EAX] = reg[EAX];	Convert Long to Double Register. Sign
		extend the contents of register EAX into
		the register pair EDX:EAX, typically in
		preparation for idivl.
		Flags affected: None
cwtd	reg[DX:AX] = reg[AX];	Convert Word to Double Register. Sign
		extend the contents of register AX into the
		register pair DX:AX, typically in
		preparation for idivw.
		Flags affected: None
cbtw	reg[AX] = reg[AL];	Convert Byte to Word. Sign extend the
		contents of register AL into register AX,
		typically in preparation for idivb.
		Flags affected: None
leave	Equivalent to:	Pop a stack frame in preparation for
	movl %ebp, %esp	leaving a function.
	popl %ebp	Flags affected: None

3.2. Arithmetic Mnemonics

Syntax	Semantics	Description
add{l,w,b} srcIRM, destRM	dest = dest + src;	Add. Add src to dest.
add(1,w,b) bicing, debeng	dest - dest sic/	Flags affected: O, S, Z, A, C, P
adc{l,w,b} srcIRM, destRM	dest = dest + src + C;	Add with Carry. Add src and the carry
due (1, w, b) sicilar, deserta	dest - dest / sie / c,	flag to dest.
		Flags affected: O, S, Z, A, C, P
sub{1,w,b} srcIRM, destRM	dest = dest - src;	Subtract. Subtract src from dest.
sub(1, w, b) sicini, deschi	dest - dest - sici	Flags affected: O, S, Z, A, C, P
inc{1,w,b} destRM	dest = dest + 1;	Increment. Increment dest.
Inc(1,w,b) deschi	dest - dest 17	Flags affected: O, S, Z, A, P
dec{1,w,b} destRM	dest = dest - 1;	Decrement. Decrement dest.
dec(1,w,b) deschir	dest - dest - 17	Flags affected: O, S, Z, A, P
neg{1,w,b} destRM	dest = -dest;	Negate. Negate dest.
neg(1,w,b) deschi	uest = -uest/	Flags affected: O, S, Z, A, C, P
imull srcRM	reg[EDX:EAX] = reg[EAX]*src;	Signed Multiply. Multiply the contents of
Illiaii Sichi	reg[EDX:EAX] = reg[EAX] Sic/	register EAX by <i>src</i> , and store the product
		in registers EDX:EAX.
		Flags affected: O, S, Z, A, C, P
imulw srcRM	reg[DX:AX] = reg[AX]*src;	Signed Multiply. Multiply the contents of
Illiaiw Siciai	regiba:AA) - regiaa) sici	register AX by <i>src</i> , and store the product
		in registers DX:AX.
		Flags affected: O, S, Z, A, C, P
imulb srcRM	reg[AX] = reg[AL]*src;	Signed Multiply. Multiply the contents of
Illiaid Siciai	regian, - regian, sie,	register AL by <i>src</i> , and store the product in
		AX.
		Flags affected: O, S, Z, A, C, P
idivl srcRM	reg[EAX] = reg[EDX:EAX]/src;	Signed Divide. Divide the contents of
Idivi Sicidi	reg[EDX] = reg[EDX:EAX]%src;	registers EDX:EAX by src, and store the
	reg[BBR] = reg[BBR·BRR](Bre)	quotient in register EAX and the
		remainder in register EDX.
		Flags affected: O, S, Z, A, C, P
idivw srcRM	reg[AX] = reg[DX:AX]/src;	Signed Divide. Divide the contents of
	reg[DX] = reg[DX:AX]%src;	registers DX:AX by <i>src</i> , and store the
		quotient in register AX and the remainder
		in register DX.
		Flags affected: O, S, Z, A, C, P
idivb srcRM	reg[AL] = reg[AX]/src;	Signed Divide. Divide the contents of
	reg[AH] = reg[AX]%src;	register AX by src, and store the quotient
		in register AL and the remainder in
		register AH.
		Flags affected: O, S, Z, A, C, P
mull srcRM	reg[EDX:EAX] = reg[EAX]*src;	Unsigned Multiply. Multiply the contents
		of register EAX by <i>src</i> , and store the
		product in registers EDX:EAX.
		Flags affected: O, S, Z, A, C, P
mulw srcRM	reg[DX:AX] = reg[AX]*src;	Unsigned Multiply. Multiply the contents
		of register AX by src, and store the
		product in registers DX:AX.
		Flags affected: O, S, Z, A, C, P
mulb srcRM	reg[AX] = reg[AL]*src;	Unsigned Multiply. Multiply the contents
		of register AL by <i>src</i> , and store the product
		in AX.
divl srcRM	reg[EAX] = reg[EDX:EAX]/src;	Unsigned Divide. Divide the contents of
	reg[EDX] = reg[EDX:EAX]%src;	registers EDX:EAX by src, and store the
		quotient in register EAX and the
		remainder in register EDX.
		Flags affected: O, S, Z, A, C, P
divw srcRM	reg[AX] = reg[DX:AX]/src;	Unsigned Divide. Divide the contents of
	reg[DX] = reg[DX:AX]%src;	registers DX:AX by src, and store the
	_	quotient in register AX and the remainder
		in register DX.
		Flags affected: O, S, Z, A, C, P
	1	1

divb srcRM	reg[AL] = reg[AX]/src;	Unsigned Divide. Divide the contents of
	reg[AH] = reg[AX]%src;	register AX by src, and store the quotient
		in register AL and the remainder in
		register AH.
		Flags affected: O, S, Z, A, C, P

3.3. Bitwise Mnemonics

Syntax	Semantics	Description
and{l,w,b} srcIRM, destRM	dest = dest & src;	And. Bitwise and src into dest.
		Flags affected: O, S, Z, A, C, P
or{l,w,b} srcIRM, destRM	dest = dest src;	Or . Bitwise or <i>src</i> nito <i>dest</i> .
		Flags affected: O, S, Z, A, C, P
<pre>xor{l,w,b} srcIRM, destRM</pre>	dest = dest ^ src;	Exclusive Or . Bitwise exclusive or <i>src</i>
		into dest.
		Flags affected: O, S, Z, A, C, P
not{1,w,b} destRM	dest = ~dest;	Not . Bitwise not <i>dest</i> .
		Flags affected: None
sal{1,w,b} srcIR, destRM	dest = dest << src;	Shift Arithmetic Left . Shift <i>dest</i> to the
		left src bits, filling with zeros.
		Flags affected: O, S, Z, A, C, P
<pre>sar{1,w,b} srcIR, destRM</pre>	dest = dest >> src;	Shift Arithmetic Right . Shift <i>dest</i> to the
		right <i>src</i> bits, sign extending the number.
		Flags affected: O, S, Z, A, C, P
shl{1,w,b} srcIR, destRM	(Same as sal)	Shift Left. (Same as sal.)
		Flags affected: O, S, Z, A, C, P
shr{1,w,b} srcIR, destRM	(Same as sar)	Shift Right . Shift <i>dest</i> to the right <i>src</i> bits,
		filling with zeros.
		Flags affected: O, S, Z, A, C, P

3.4. Control Transfer Mnemonics

Syntax	Semantics	Description
cmp{1,w,b} srcIRM1,srcRM2	reg[EFLAGS] = srcRM2 comparedWith srcIRM1	Compare. Compute src2 - src1 and set flags in the EFLAGS register based upon the result. Flags affected: O, S, Z, A, C, P
test{1,w,b} srcIRM1,srcRM2	reg[EFLAGS] = srcRM2 andedWith srcIRM1	Test . Compute $src2 \& src1$ and set flags in the EFLAGS register based upon the result. Flags affected: S, Z, P (O and C set to 0)
jmp label	reg[EIP] = label;	Jump . Jump to <i>label</i> . Flags affected: None
j{e,ne} label	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre>	Conditional Jump. Jump to label iff the flags in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Flags affected: None
j{l,le,g,ge} label	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre>	Signed Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship between the most recently compared numbers. Flags affected: None
j{b,be,a,ae} label	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre>	Unsigned Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. Flags affected: None

call <i>label</i>	reg[ESP] = reg[ESP] - 4;	Call. Call the function that begins at
	<pre>mem[reg[ESP]] = reg[EIP];</pre>	label.
	reg[EIP] = label;	Flags affected: None
call *srcR	reg[ESP] = reg[ESP] - 4;	Call. Call the function whose address is in
	<pre>mem[reg[ESP]] = reg[EIP];</pre>	src.
	reg[EIP] = reg[srcR];	Flags affected: None
ret	reg[EIP] = mem[reg[ESP]];	Return . Return from the current function.
	reg[ESP] = reg[ESP] + 4;	Flags affected: None
int srcIRM	Generate interrupt number src	Interrupt . Generate interrupt number <i>src</i> .
		Flags affected: None

4. Assembler Directives

Syntax	Description
label:	Record the fact that <i>label</i> marks the current location within the current section
.section ".sectionname"	Make the <i>sectionname</i> section the current section
.skip n	Skip <i>n</i> bytes of memory in the current section
.align n	Skip as many bytes of memory in the current section as necessary so the current location is evenly divisible by <i>n</i>
.byte bytevalue1, bytevalue2,	Allocate one byte of memory containing <i>bytevalue1</i> , one byte of memory containing <i>bytevalue2</i> , in the current section
.word wordvalue1, wordvalue2,	Allocate two bytes of memory containing <i>wordvalue1</i> , two bytes of memory containing <i>wordvalue2</i> , in the current section
.long longvalue1, longvalue2,	Allocate four bytes of memory containing <i>longvalue1</i> , four bytes of memory containing <i>longvalue2</i> , in the current section
.ascii "string1", "string2",	Allocate memory containing the characters from <i>string1</i> , <i>string2</i> , in the current section
.asciz "string1", "string2",	Allocate memory containing <i>string1</i> , <i>string2</i> ,, where each string is \0' terminated, in the current section
.string "string1", "string2",	(Same as .asciz)
.globl label1, label2,	Mark <i>label1</i> , <i>label2</i> , so they are accessible by code generated from other source code files
.equ <i>name</i> , <i>expr</i>	Define <i>name</i> as a symbolic alias for <i>expr</i>
.lcomm label, n [,align]	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section [and align the bytes on an <i>align</i> -byte boundary]
.comm label, n, [,align]	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section, mark label so it is accessible by code generated from other source code files [and align the bytes on an <i>align</i> -byte boundary]
.type label,@function	Mark <i>label</i> so the linker knows that it denotes the beginning of a function

Copyright © 2009 by Robert M. Dondero, Jr.