

#### Problems with the Intuition

- Value returned by a read should be last value written
  - But, "last" is not well-defined
- In sequential case, last defined in terms of program order, not time
  - Order of operations in the machine language presented to processor
- In parallel case, program order defined within a process
  - Need to make sense of orders across processes

# Some Basic Definitions

- Memory operation: a single read (load), write (store) or readmodify-write access to a memory location
  - Assumed to execute atomically with respect to each other
- Issue: a memory operation issues when it leaves processor's internal environment and is presented to memory system (cache, buffer ...)
- Perform: operation appears to have taken place, as far as processor can tell from other memory operations it issues
  - A write performs with respect to the processor when a subsequent read by the processor returns the value of that write or a later write
  - A read perform with respect to the processor when subsequent writes issued by the processor cannot affect the value returned by the read
- In multiprocessors, stay same but replace "the" by "a" processor
  - Also, complete: perform with respect to all processors
  - Still need to make sense of order in operations from different processes
- 5

### Sharpening the Intuition

- Imagine a single shared memory and no caches
  - Every read and write to a location accesses the same physical location
  - Operation completes when it does so
- Memory imposes a serial or total order on operations to the location
  - Operations to the location from a given processor are in program order
  - The order of operations to the location from different processors is some interleaving that preserves the individual program orders
- "Last" now means most recent in a hypothetical serial order that maintains these properties
- For the serial order to be consistent, all processors must see writes to the location in the same order (if they bother to look, i.e. to read)
- Note that the total order is never really constructed in real systems
  - Don't even want memory, or any hardware, to see all operations
- But program should behave as if some serial order is enforced
  - Order in which things appear to happen, not actually happen

# Formal Definition of Coherence

- Results of a program: values returned by its read operations
- A memory system is coherent if the results of any execution of a program are such that each location, it is possible to construct a hypothetical serial order of all operations to the location that is consistent with the results of the execution and in which:
  - 1. operations issued by any particular process occur in the order issued by that process, and
  - 2. the value returned by a read is the value written by the last write to that location in the serial order
- Two necessary features:
  - Write propagation: value written must become visible to others
  - Write serialization: writes to location seen in same order by all
    - if I see w1 after w2, you should not see w2 before w1
    - no need for analogous read serialization since reads not visible to others

### Potential Hardware Coherency Solutions

- Snooping Solution:
  - Send all requests for data to all processors
  - Processors snoop to see if they have a copy and respond accordingly
  - Requires broadcast, since caching information is at processors
  - Works well with bus (natural broadcast medium)
  - Dominates for small scale machines (most of the market)
- Directory-Based Schemes
  - Keep track of what is being shared in a centralized place (logically)
  - Distributed memory  $\Rightarrow$  distributed directory for scalability (avoids bottlenecks)
  - Send point-to-point requests to processors via network
  - Scales better than Snooping
  - Idea existed before Snooping-based schemes

# **Bus Snooping Topology**

- Memory: centralized with uniform access time (UMA) and bus interconnect
- Early examples: Firefly, Encore, Sequent, …
- Current example: Unisys



# **Basic Snoopy Protocols**

- Write Invalidate Protocol
  - Multiple readers, single writer
  - Write to shared data: an invalidate is sent to all caches which snoop and invalidate any copies
  - Read Miss:
    - Write-through: memory is always up-to-date
    - Write-back: snoop in caches to find most recent copy
- Write Broadcast Protocol (typically write through):
  - Write to shared data: broadcast on bus, processors snoop, and update any copies
  - Read miss: memory is always up-to-date
- Write serialization: bus serializes requests!
  - Bus is single point of arbitration

# **Basic Snoopy Protocols**

- Write Invalidate versus Broadcast:
  - Invalidate requires one transaction per write-run
  - Invalidate uses spatial locality: one transaction per block
  - Broadcast has lower latency between write and read
- Early write invalidate examples
  - Encore and Sequent systems
- Early broadcast examples
  - DECSRC's firefly
  - Xerox PARC Dragonfly

# An Example Snoopy Protocol

- Invalidation protocol, write-back cache
- Each block of memory is in one state:
  - Clean in all caches and up-to-date in memory (Shared)
  - OR Dirty in exactly one cache (Exclusive)
  - OR Not in any caches
- Each cache block is in one state (track these):
  - Shared : block can be read
  - OR Exclusive : cache has only copy, its writeable, and dirty

13

- OR Invalid : block contains no data
- Read misses: cause all caches to snoop bus
- Writes to clean line are treated as misses

# Snoopy-Cache State Machine-I



# Snoopy-Cache State Machine-II





#### Example

	Pro	cess	or 1	Pro	cess	or 2		Bu	S		Men	nory		
	P1			P2			Bus				Mem	ory		Т
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value	step	1
P1: Write 10 to A1													P1: Write 10 to A1	1
P1: Read A1													P1: Read A1	t
P2: Read A1													P2: Read A1	1
P2 <sup>·</sup> Write 20 to A1														1
P2: Write 40 to A2													P2: Write 40 to A2	+
is invalid and A1 a to same cache blo but A1 != A2	and A2 ock,	map	R	emote Write e Back	valid Write miss Remo Write	Read miss or on but ote Read Back	n bus	CPU Place Miss o	Vrite Write Write on Bus	PU Read	d Miss	5	is invalid and A1 to same cache b but A1 != A2. Active arrow =	
		C	PU read PU writ	d hit	),		J Write e Back	Miss				17		

# Example: Step 1

	P1			P2			Bus				Mem	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1												
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												

ache state **Remote Write** and A2 map ock, Invalid Read miss on bus Write Remote miss on bus Write Remote Rea Write Back Write Back xclusive **CPU Write Miss CPU read hit** J Write Back **CPU write hit** 

#### Example: Step 2

	P1			P2			Bus				Mem	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	<u>Excl.</u>	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2	_											
Assumes initial of is invalid and A1	Assumes initial cache state is invalid and A1 and A2 map to same cache block, but A1 != A2										l hit	
Assumes initial of is invalid and A1 to same cache b but A1 != A2	cache s ⊢and A2 block,	tate 2 map	Wr	Remote Write ite Back	Invalid Wri mis Rer Wr	Remot Read miss te s on b note R ite Bac	e Write	Share CF Plac Miss	CF CF CU Write e Write on Bu	e PU Rea PU Rea PU Rea PU Rea PU Rea PU Rea PU Read	l hit ad Mi	SS

#### Example: Step 3

	P1			P2			Bus				Mem	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	<u>Shar.</u>	A1	10				<u>WrBk</u>	P1	A1	10	A1	<u>10</u>
				Shar.	A1	<u>10</u>	<u>RdDa</u>	P2	A1	10	A1	10
P2: Write 20 to A1												• -
P2: Write 40 to A2												

Assumes initial cache state is invalid and A1 and A2 map to same cache block, but A1 != A2.



CPU Read hit

CPU Read Miss

18

Shared

**CPU Write** 

Place Write

Miss on Bus

#### Example: Step 4

	P1			P2			Bus				Mem	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	Shar.	A1	10				<u>WrBk</u>	P1	A1	10	A1	<u>10</u>
				Shar.	A1	<u>10</u>	<u>RdDa</u>	P2	A1	10	A1	10
P2: Write 20 to A1	<u>Inv.</u>			Excl.	A1	20	<u>WrMs</u>	P2	A1		A1	10
P2: Write 40 to A2												



#### **Snooping Cache Variations**



Owner can update via bus invalidate operation Owner must write back when replaced in cache

> If read sourced from memory, then Private Clean if read sourced from other cache, then Shared Can write in cache if held private clean or dirty

### Example: Step 5

	P1			P2			Bus				Mem	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	Shar.	A1	10				<u>WrBk</u>	P1	A1	10	A1	10
				Shar.	A1	<u>10</u>	RdDa	P2	A1	10	A1	10
P2: Write 20 to A1	<u>Inv.</u>			Excl.	A1	20	<u>WrMs</u>	P2	A1		A1	10
P2: Write 40 to A2							<u>WrMs</u>	P2	A2		A1	10
				Excl.	<u>A2</u>	<u>40</u>	<u>WrBk</u>	P2	A1	20	<u>A1</u>	<u>20</u>

Assumes initial cache state is invalid and A1 and A2 map to same cache block, but A1 != A2 Remote Write Write Back



### **Snoop Cache Extensions**



Implementation Complications	Implementing Snooping Caches
<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header>	<ul> <li>Multiple processors must be on bus, access to both addresses and data</li> <li>Add a few new commands to perform coherency, in addition to read and write</li> <li>Processors continuously snoop on address bus</li> <li>If address matches tag, either invalidate or update</li> <li>Since every bus transaction checks cache tags, could interfere with CPU cache access:</li> <li>solution 1: duplicate set of tags for L1 caches just to allow checks in parallel with CPU</li> <li>solution 2: L2 cache already duplicate, provided L2 obeys inclusion with L1 cache</li> <li>block size, associativity of L2 affects L1</li> </ul>
<ul> <li>Implementing Snooping Caches</li> <li>Bus serializes writes, getting bus ensures no one else can perform memory operation</li> <li>On a miss in a write back cache, may have the desired copy and its dirty, so must reply</li> <li>Add extra state bit to cache to determine shared or not</li> <li>Add 4th state (MESI)</li> </ul>	<ul> <li>Larger Multiprocessors</li> <li>Separate Memory per Processor</li> <li>Local or Remote access via memory controller</li> <li>Alternative: directory per cache that tracks state of every block in every cache <ul> <li>Which caches have a copies of block, dirty vs. clean,</li> <li>Information per memory block vs. per cache block?</li> <li>PLUS: In memory ⇒ simpler protocol (centralized/one location)</li> <li>MINUS: In memory ⇒ directory is f(memory size) vs. f(cache size)</li> </ul> </li> <li>Prevent directory as bottleneck? distribute directory entries with memory, each keeping track of which processors have copies of their blocks</li> </ul>
27	28

### ccNUMA Multiprocessors



**Directory Protocol** 

## Implementing a Directory

- Issues
  - Operations are not atomic, why?
  - May have deadlocks, why?
- Solutions
  - Two networks: one for requests and one for replies
  - How can this be helpful?
- Optimizations
  - For read miss or write miss in Exclusive, send data directly to requestor from owner to memory and then from memory to requestor
  - Exclusive node is always the owner, is this difficult?

# Synchronization

- Why Synchronize? Need to know when it is safe for different processes to use shared data
- Issues for Synchronization:
  - Uninterruptable instruction to fetch and update memory (atomic operation);
  - User level synchronization operation using this primitive;
  - For large scale MPs, synchronization can be a bottleneck; techniques to reduce contention and latency of synchronization

33

# **Atomic Memory Instructions**

- Atomically swap the contents of a register and a memory location
  - $0 \Rightarrow$  synchronization variable is free
  - $1 \Rightarrow$  synchronization variable is locked and unavailable
  - Set register to 1 & swap
  - New value in register determines success in getting lock
    - 0 if you succeeded in setting the lock (you were first)
    - 1 if other processor had already claimed access
- Test-and-set
  - Test a value and sets it if the value passes the test
- Fetch-and-op: it returns the value of a memory location and atomically performs an operation
  - 0 => synchronization variable is free

# Load Locked and Store Conditional

- Difficult to implement an atomic instruction on a large multiprocessor efficiently
- Load linked (or load locked) + store conditional
  - Load linked returns the initial value
  - Store conditional returns 1 if it succeeds (no other store to same memory location since preceeding load) and 0 otherwise
- Example doing atomic swap with LL & SC:

try: mov	R3,R4	; mov exchange value
11	R2,0(R1)	; load linked
SC	R3,0(R1)	; store conditional
beqz	R3,try	; branch store fails (R3 = 0
mov	R4,R2	; put load value in R4

Example doing fetch & increment with LL & SC:

:ry:	11	R2,0(R1)	;	load linked
	addi	R2,R2,#1	;	increment (OK if reg-reg)
	SC	R2,0(R1)	;	store conditional
	beqz	R2,try	;	branch store fails $(R2 = 0)$

### Always Block



**Always Spin** 

#### **Constant Competitive Algorithms**

```
Acquire(lock, N) {
    int i;
    while (!TAS(lock.value))
    for (i = 0; i < N; i++)
        if (!lock.value) break;
    if (lock.value)
        Block(lock);
}</pre>
```

 If N is the number of spins equal to the context-switch time, what is the competitive factor of the algorithm?

### Approximate Optimal Online Algorithms

- Main idea
  - Use past to predict future
- Approach
  - Simplest method is random walk
    - Decrement N by a unit if the last Acquire() blocked
    - Increment N by a unit if the last Acquire() didn't block
  - Recompute N each time for each Acquire() based on some lock-waiting distribution for each lock
- Theoretical results E  $C_A(\sigma(P)) \le (e/(e-1)) \times E C_{opt}(\sigma(P))$

The competitive factor is about 1.58.

#### **Empirical Results**

	Block	Spin	Fixed C/2	Fixed C	Opt Online	3-samples	R-walk
Nub (2h)	1.943	2.962	1.503	1.559	1.078	1.225	1.093
Taos (24h)	1.715	3.366	1.492	1.757	1.141	1.212	1.213
Taos $(M2+)$	1.776	3.535	1.483	1.750	1.106	1.177	1.160
Taos (Regsim)	1.578	3.293	1.499	1.748	1.161	1.260	1.268
Ivy (100m)	5.171	2.298	1.341	1.438	1.133	1.212	1.167
Ivy (18h)	7.243	1.562	1.274	1.233	1.109	1.233	1.141
Galaxy	2.897	2.667	1.419	1.740	1.237	1.390	1.693
Hanoi	2.997	2.976	1.418	1.726	1.200	1.366	1.642
Regsim	4.675	1.302	1.423	1.374	1.183	1.393	1.366

Table 1: Synchronization costs for each program relative to the optimal off-line algorithm

	Max spins	Elapsed time (seconds)	Improvement
Always-block	N/A	10529.5	0.0%
Always-spin	N/A	8256.3	21.5%
Fixed-spin	100	9108.0	13.5%
	200	8000.0	24.0%
Opt-known	1008	7881.4	25.1%
Opt-approx	1008	8171.2	22.3%
3-samples	1008	8011.6	23.9%
Random-walk	1008	7929.7	24.7%

Table 3: Elapsed times of Regsim using different spinning strategies. From A. Karlin, K. Li, M. Manasse, and S. Owicki, "Empirical Studies of Competitive Spinning for a Shared-Memory Multiprocessor," *Proceedings of the 13<sup>th</sup> ACM Symposium on Operating Systems Principle,* 1991.

### **Combining Tree Barriers**



#### Summary

- Cache is the key to implement a multiprocessor
  - Cache coherence is the design center
- Snooping and directory protocols similar;
  - bus makes snooping easier because of broadcast (snooping => uniform memory access)
  - Directory has extra data structure to keep track of state of all cache blocks
- Distributing directory
  - scalable shared address multiprocessor
  - Cache coherent, Non uniform memory access
- Synchronization
  - Require hardware support: atomic instructions
  - Need to be careful when using synchronization primitives on large multiprocessors