## Condition Codes

- processor state register (psr)

| impl | ver | icc |  | $E C$ | $E$ |  |  | $S$ | $P$ | $E$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S$ |  |  |  |  |  |  |  |  |  |  |
| 31 | 27 |  |  |  |  |  |  |  |  |  |

- integer condition codes — the icc field — holds 4 bits

| $N$ | $Z$ | $V$ | $C$ |
| :--- | :--- | :--- | :--- |
| 23 | 22 | 21 | 20 |

$N$ set if the last ALU result was negative
$\boldsymbol{Z}$ set if the last ALU result was zero
$V$ set if the last ALU result overflowed
C set if the last ALU instruction that modified icc caused a carry out of, or a borrow into, bit 31

- cc versions of the integer arithmetic instructions set all the codes
- cc versions of the logical instructions set only $N$ and $\boldsymbol{Z}$
- tests on the condition codes implement conditionals and loops
- carry and overflow are used to implement multiple-precision arithmetic
- see page 28 in the SPARC Architecture Manual, §4.8 in Paul


## Compare and Test

- test and compare synthetic instructions set condition codes
- to test a single value
tst reg orcc reg, $\% \mathrm{~g} 0, \% \mathrm{go}$
- compare two values

```
cmp src 
cmp src,value subcc src,value,%g0
```

- using \%go as a destination discards the result


## Carry and Overflow

- if the carry bit ( $C$ ) is set
the last addition resulted in a carry
or the last subtraction resulted in a borrow
- carry is needed to implement arithmetic using numbers represented in several words, e.g. multiple-precision addition

```
addcc %g3,%g5,%g7
    addxcc %g2,%g4,%g6
    (%g6,%g7) = (%g2,%g3) + (%g4,%g5)
```

the most-significant word is in the even register; the least-significant word is in the odd register

- overflow ( $V$ ) indicates that the result of signed addition or subtraction doesn't fit


## Branches

- branch instructions transfer control based on icc

branches are format 2 instructions

| 00 | $a$ | cond | 010 |  | disp22 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 31 | 29 | 28 | 24 | 21 |  |

- target is a PC-relative address and is $P C+4 \times d i s p 22$, where $P C$ is the address of the branch instruction
- unconditional branches

| branch | condition | synthetic <br> synonym |
| :--- | :--- | ---: |
| ba | branch always | jmp |
| bn | branch never | nop |

## Branches, cont'd

- raw condition-code branches

| branch | condition | synthetic <br> synonym |
| :--- | :---: | :--- |
| bnz | $!Z$ |  |
| bz | $Z$ |  |
| bpos | $!N$ |  |
| bneg | $N$ |  |
| bcc | $!C$ | bgeu |
| bcs | $C$ | blu |
| bvc | $!V$ |  |
| bvs | $V$ |  |

- comparisons
$\left.\begin{array}{lccc}\text { branches } & \text { signed } & \text { unsigned } & \begin{array}{c}\text { synthetic } \\ \text { synonym }\end{array} \\ \text { be } & Z & Z & \mathrm{bz} \\ \text { bne } & !Z & & !Z \\ \text { bg bgu } & !(Z & \left.\left(N^{\wedge} V\right)\right) & !(C\end{array}\right)$


## Control Transfer

- normally, instructions are fetched and executed from sequential memory locations
- program counter, PC, is address of the current instruction, and the program counter, $n P C$, is address of the next instruction: $n P C=P C+4$
- branches, control-transfer instructions change nPC to something else
- control-transfer instructions

| instruction | type | addressing mode |
| :--- | :--- | :--- |
| bicc | conditional branches | PC-relative |
| fbfcc | floating point | PC-relative |
| cbccc | coprocessor | PC-relative |
| jmpl | jump and link | register indirect |
| rett | return from trap | register indirect |
| call | procedure call | PC-relative |
| ticc | traps | register-indirect vectored |

- PC-relative addressing is like register displacement addressing that uses $P C$ as the base register


## Control Transfer, cont'd

- branches

| 00 | a | cond | 010 |  | disp22 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | 29 | 28 | 24 | 21 |  |

$\boldsymbol{n P C}=\boldsymbol{P C}+4 \times$ signextend $(\boldsymbol{d i s p 2 2})$
jumping to an arbitrary location may require two branches, but branches are used to build conditionals and loops in "small" code blocks

- calls

| 01 |  | disp30 |
| :--- | :--- | :--- |
| 31 | 29 |  |

$$
n P C=P C+4 \times \text { zeroextend }(\text { disp30 })
$$

is multiplied by 4 because all instructions are word aligned

- position-independent code is code whose correct execution does not depend on where it is loaded, i.e., all instructions use PC-relative addressing


## Branching Examples

- if-then-else

```
if (a > b)
    c = a;
else
        c = b;
becomes
#define a %l0
#define b %l1
#define c %l3
    cmp a,b
    ble L1; nop
    mov a,c
    ba L2; nop
L1: mov b,c
L2: ...
```

- loops

```
for (i = 0; i < n; i++)
becomes
#define i %l0
#define n %l1
    clr i
L1: cmp i,n
    bge L2; nop
    inc i
    ba L1; nop
L2:
- lcc generates
```

```
    clr i
    ba L5; nop
L2: ...
    inc i
L5: cmp i,n
    bl L2; nop
```

