# Princeton University COS 217: Introduction to Programming Systems A Subset of x86-64 Assembly Language

# **<u>1. Simplifying Assumptions</u>**

Programs define functions that:

- do not use floating point values,
- have parameters that are integers or addresses (but not structures),
- have return values that are integers or addresses (but not structures), and
- have no more than 6 parameters.

## **<u>2. Assembler Directives</u>**

Syntax	Description
label:	Record the fact that <i>label</i> marks the current location within the current section.
.section ".sectionname"	Make the sectionname section the current section.
.skip n	Skip <i>n</i> bytes of memory in the current section.
.byte bytevalue1, bytevalue2,	Allocate one byte of memory containing <i>bytevalue1</i> , one byte of memory containing <i>bytevalue2</i> , in the current section.
.word wordvalue1, wordvalue2,	Allocate two bytes of memory containing <i>wordvalue1</i> , two bytes of memory containing <i>wordvalue2</i> , in the current section.
.long longvalue1, longvalue2,	Allocate four bytes of memory containing <i>longvalue1</i> , four bytes of memory containing <i>longvalue2</i> , in the current section.
.quad quadvalue1, quadvalue2,	Allocate eight bytes of memory containing <i>quadvalue1</i> , eight bytes of memory containing <i>quadvalue2</i> , in the current section.
.ascii "string1", "string2",	Allocate memory containing the characters from <i>string1</i> , <i>string2</i> , in the current section.
.asciz "string1", "string2",	Allocate memory containing <i>string1</i> , <i>string2</i> ,, where each string is '\0' terminated, in the current section.
.string "string1", "string2",	Same as .asciz.
.globl label1, label2,	Mark <i>label1</i> , <i>label2</i> , so they are accessible by code generated from other source code files.
.equ name, expr	Define name as a symbolic alias for expr.
.type label,@function	Mark <i>label</i> so the linker knows that it denotes the beginning of a function.

# 3. Assembler Mnemonics

Key: *src*: a source operand *dest*: a destination operand *I*: an immediate operand *R*: a register operand *M*: a memory operand *label*: a label operand

For each instruction, at most one operand can be a memory operand.

#### 3.1. Data Transfer Mnemonics

Syntax	Semantics	Description
<pre>mov{q,l,w,b} srcIRM, destRM</pre>	dest = src;	Move. Copy <i>src</i> to <i>dest</i> .Flags affected: None.
movabsq <i>srcIRM, destR</i>	dest = src;	<b>Move</b> . Copy <i>src</i> to <i>dest. src</i> can be up to 8 bytes long. Flags affected: None.
<pre>movsb{q,l,w} srcRM, destR movsw{q,l} srcRM, destR movslq srcRM, destR</pre>	dest = src;	Move Sign-Extended. Copy src to dest, extending the sign of src. Flags affected:None.
<pre>movzb{q,l,w} srcRM, destR movzw{q,l} srcRM, destR</pre>	dest = src;	<b>Move Zero-Extended</b> . Copy <i>src</i> to <i>dest</i> , setting the high-order bytes of <i>dest</i> to 0. Flags affected:None.
<pre>cmov{e,ne, l,le,g,ge, b,be,a,ae} srcRM, destR</pre>	<pre>if (reg[EFLAGS] says so)   dest = src;</pre>	<b>Conditional move.</b> Copy long or word operand <i>src</i> to long or word register <i>dest</i> iff the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
push{q,w} <i>srcIRM</i>	<pre>reg[RSP] = reg[RSP] - {8,2}; mem[reg[RSP]] = src;</pre>	<b>Push</b> . Push <i>src</i> onto the stack. Flags affected: None.
pop{q,w} destRM	<pre>dest = mem[reg[RSP]]; reg[ESP] = reg[RSP] + {8,2};</pre>	<b>Pop</b> . Pop from the stack into <i>dest</i> . Flags affected: None.
<pre>lea{q,l,w} srcM, destR</pre>	dest = &src	<b>Load Effective Address</b> . Assign the address of <i>src</i> to <i>dest</i> . That is, determine the address denoted by <i>src</i> , but don't fetch data from that address; instead use the address itself. Flags affected: None.
cqto	<pre>reg[RDX:RAX] = reg[RAX];</pre>	<b>Convert Quad to Oct Register</b> . Sign extend the contents of register RAX into the register pair RDX:RAX, typically in preparation for idivq. Flags affected: None.
cltd	<pre>reg[EDX:EAX] = reg[EAX];</pre>	<b>Convert Long to Double Register</b> . Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for idivl. Flags affected: None.
cwtd	<pre>reg[DX:AX] = reg[AX];</pre>	<b>Convert Word to Double Register.</b> Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for idivw. Flags affected: None.
cbtw	<pre>reg[AX] = reg[AL];</pre>	<b>Convert Byte to Word.</b> Sign extend the contents of register AL into register AX, typically in preparation for idivb. Flags affected: None.

## **3.2.** Arithmetic Mnemonics

Syntax	Semantics	Description
add{q,l,w,b} <i>srcIRM</i> ,	dest = dest + src;	Add. Add src to dest. Flags affected: O, S,
destRM		Z, A, C, P.
<pre>adc{q,l,w,b} srcIRM,     destRM</pre>	dest = dest + src + C;	Add with Carry. Add <i>src</i> and the C flag to <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<pre>sub{q,l,w,b} srcIRM,     destRM</pre>	dest = dest - src;	Subtract. Subtract <i>src</i> from <i>dest</i> . Flags affected: O, S, Z, A, C, P.
inc{q,l,w,b} destRM	dest = dest + 1;	<b>Increment</b> . Increment <i>dest</i> . Flags affected: O, S, Z, A, P.
<pre>dec{q,l,w,b} destRM</pre>	dest = dest - 1;	<b>Decrement</b> . Decrement <i>dest</i> . Flags affected: O, S, Z, A, P.
neg{q,l,w,b} destRM	dest = -dest;	Negate. Negate <i>dest</i> . Flags affected: O, S,
<pre>imul{q,l,w} srcIRM, destR</pre>	dest = dest * src;	Z, A, C, P.       Multiply. Multiply dest by src. Flags
imulq <i>srcRM</i>	<pre>reg[RDX:RAX] = reg[RAX]*src;</pre>	affected: O, S, Z, A, C, P. <b>Signed Multiply</b> . Multiply the contents of register RAX by <i>src</i> , and store the product is product to the product of the pro
		in registers RDX:RAX. Flags affected: O, S, Z, A, C, P.
imull <i>srcRM</i>	<pre>reg[EDX:EAX] = reg[EAX]*src;</pre>	<b>Signed Multiply</b> . Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P.
imulw <i>srcRM</i>	<pre>reg[DX:AX] = reg[AX]*src;</pre>	<b>Signed Multiply</b> . Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX. Flags affected: O, S, Z,
imulb <i>srcRM</i>	<pre>reg[AX] = reg[AL]*src;</pre>	A, C, P. Signed Multiply. Multiply the contents of
Indib Sicili	icg[im] icg[im] sic,	register AL by <i>src</i> , and store the product in AX. Flags affected: O, S, Z, A, C, P.
idivq <i>srcRM</i>	<pre>reg[RAX] = reg[RDX:RAX]/src; reg[RDX] = reg[RDX:RAX]%src;</pre>	<b>Signed Divide</b> . Divide the contents of registers RDX:RAX by <i>src</i> , and store the quotient in register RAX and the remainder in register RDX. Flags affected: O, S, Z, A, C, P.
idivl <i>srcRM</i>	<pre>reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;</pre>	<b>Signed Divide</b> . Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX. Flags affected: O, S, Z, A, C, P.
idivw <i>srcRM</i>	<pre>reg[AX] = reg[DX:AX]/src; reg[DX] = reg[DX:AX]%src;</pre>	<b>Signed Divide</b> . Divide the contents of registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder in register DX. Flags affected: O, S, Z, A, C, P.
idivb <i>srcRM</i>	<pre>reg[AL] = reg[AX]/src; reg[AH] = reg[AX]%src;</pre>	<b>Signed Divide</b> . Divide the contents of register AX by <i>src</i> , and store the quotient in register AL and the remainder in register AH. Flags affected: O, S, Z, A, C, P.
mulq <i>srcRM</i>	<pre>reg[RDX:RAX] = reg[RAX]*src;</pre>	<b>Unsigned Multiply</b> . Multiply the contents of register RAX by <i>src</i> , and store the product in registers RDX:RAX. Flags affected: O, S, Z, A, C, P.
mull <i>srcRM</i>	<pre>reg[EDX:EAX] = reg[EAX]*src;</pre>	<b>Unsigned Multiply</b> . Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P.
mulw <i>srcRM</i>	<pre>reg[DX:AX] = reg[AX]*src;</pre>	<b>Unsigned Multiply</b> . Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX. Flags affected: O, S, Z, A, C, P.
mulb srcRM	<pre>reg[AX] = reg[AL]*src;</pre>	<b>Unsigned Multiply</b> . Multiply the contents of register AL by <i>src</i> , and store the product in AX. Flags affected: O, S, Z, A, C, P.

divg srcRM	<pre>reg[RAX] = reg[RDX:RAX]/src;</pre>	<b>Unsigned Divide</b> . Divide the contents of
arvg bronn	reg[RDX] = reg[RDX:RAX]%src;	registers RDX:RAX by <i>src</i> , and store the
		quotient in register RAX and the remainder
		in register RDX. Flags affected: O, S, Z, A,
		8 8 9 9 9 9 9
		C, P.
divl <i>srcRM</i>	<pre>reg[EAX] = reg[EDX:EAX]/src;</pre>	Unsigned Divide. Divide the contents of
	<pre>reg[EDX] = reg[EDX:EAX]%src;</pre>	registers EDX:EAX by src, and store the
		quotient in register EAX and the remainder
		in register EDX. Flags affected: O, S, Z, A,
		C, P.
divw <i>srcRM</i>	<pre>reg[AX] = reg[DX:AX]/src;</pre>	Unsigned Divide. Divide the contents of
	<pre>reg[DX] = reg[DX:AX]%src;</pre>	registers DX:AX by src, and store the
		quotient in register AX and the remainder
		in register DX. Flags affected: O, S, Z, A,
		C, P.
divb <i>srcRM</i>	<pre>reg[AL] = reg[AX]/src;</pre>	Unsigned Divide. Divide the contents of
	<pre>reg[AH] = reg[AX]%src;</pre>	register AX by src, and store the quotient
		in register AL and the remainder in register
		AH. Flags affected: O, S, Z, A, C, P.

#### 3.3. Bitwise Mnemonics

Syntax	Semantics	Description
and{q,l,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest & src;	And. Bitwise and <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
or{q,l,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest   src;	<b>Or</b> . Bitwise or <i>src</i> nito <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<pre>xor{q,1,w,b} srcIRM, destRM</pre>	dest = dest ^ src;	<b>Exclusive Or</b> . Bitwise exclusive or <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<pre>not{q,1,w,b} destRM</pre>	dest = ~dest;	Not. Bitwise not <i>dest</i> . Flags affected: None.
<pre>sal{q,l,w,b} srcIR, destRM</pre>	dest = dest << src;	Shift Arithmetic Left. Shift <i>dest</i> to the left <i>src</i> bits, filling with zeros. If <i>src</i> is a register, then it must be the CL register. Flags affected: O, S, Z, A, C, P.
<pre>sar{q,l,w,b} srcIR, destRM</pre>	dest = dest >> src;	<b>Shift Arithmetic Right</b> . Shift <i>dest</i> to the right <i>src</i> bits, sign extending the number. If <i>src</i> is a register, then it must be the CL register. Flags affected: O, S, Z, A, C, P.
<pre>shl{q,l,w,b} srcIR, destRM</pre>	(Same as sal)	Shift Left. (Same as sal.)
<pre>shr{q,l,w,b} srcIR, destRM</pre>	(Same as sar)	Shift Right. Shift <i>dest</i> to the right <i>src</i> bits, filling with zeros. If <i>src</i> is a register, then it must be the CL register. Flags affected: O, S, Z, A, C, P.

#### **3.4. Control Transfer Mnemonics**

Syntax	Semantics	Description
<pre>cmp{q,l,w,b} srcIRM, destRM</pre>	<pre>reg[EFLAGS] =     dest comparedWith src;</pre>	<b>Compare</b> . Compute <i>dest</i> - <i>src</i> and set flags in the EFLAGS register based upon the result. Flags affected: O, S, Z, A, C, P.
<pre>test{q,l,w,b} srcIRM,     destRM</pre>	<pre>reg[EFLAGS] = dest &amp; src;</pre>	<b>Test</b> . Compute <i>dest</i> & <i>src</i> and set flags in the EFLAGS register based upon the result. Flags affected: S, Z, P (O and C set to 0).

<pre>set{e,ne,     l,le,g,ge,     b,be,a,ae} destRM</pre>	<pre>if (reg[EFLAGS] appropriate)    dest = 1; else    dest = 0;</pre>	Set. Set one-byte <i>dest</i> to 1 if the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. Otherwise set <i>destRM</i> to 0. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
jmp label	<pre>reg[RIP] = label;</pre>	<b>Jump</b> . Jump to <i>label</i> . Flags affected: None.
jmp * <i>srcRM</i>	<pre>reg[RIP] = reg[src];</pre>	<b>Jump indirect.</b> Jump to the address in <i>src</i> . Flags affected: None.
j{e,ne, l,le,g,ge, b,be,a,ae} <i>label</i>	<pre>if (reg[EFLAGS] appropriate)   reg[RIP] = label;</pre>	<b>Conditional Jump</b> . Jump to <i>label</i> iff the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than or equal to, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
call <i>label</i>	<pre>reg[RSP] = reg[RSP] - 8; mem[reg[RSP]] = reg[RIP]; reg[RIP] = label;</pre>	<b>Call</b> . Call the function that begins at <i>label</i> . Flags affected: None.
call * <i>srcRM</i>	<pre>reg[RSP] = reg[RSP] - 8; mem[reg[RSP]] = reg[RIP]; reg[RIP] = reg[src];</pre>	<b>Call indirect</b> . Call the function whose address is in <i>src</i> . Flags affected: None.
ret	<pre>reg[RIP] = mem[reg[RSP]]; reg[RSP] = reg[RSP] + 8;</pre>	<b>Return</b> . Return from the current function. Flags affected: None.
int <i>srcIRM</i>	Generate interrupt number src	<b>Interrupt</b> . Generate interrupt number <i>src</i> . Flags affected: None.

Copyright © 2016 by Robert M. Dondero, Jr.