

# Princeton University

## COS 217: Introduction to Programming Systems

### A Subset of x86-64 Assembly Language

#### 1. Simplifying Assumptions

Programs define functions that:

- do not use floating point values,
- have parameters that are integers or addresses (but not structures),
- have return values that are integers or addresses (but not structures), and
- have no more than 6 parameters.

#### 2. Assembler Directives

Syntax	Description
<i>label</i> :	Record the fact that <i>label</i> marks the current location within the current section.
.section " <i>sectionname</i> "	Make the <i>sectionname</i> section the current section.
.skip <i>n</i>	Skip <i>n</i> bytes of memory in the current section.
.byte <i>bytevalue1, bytevalue2, ...</i>	Allocate one byte of memory containing <i>bytevalue1</i> , one byte of memory containing <i>bytevalue2</i> , ... in the current section.
.word <i>wordvalue1, wordvalue2, ...</i>	Allocate two bytes of memory containing <i>wordvalue1</i> , two bytes of memory containing <i>wordvalue2</i> , ... in the current section.
.long <i>longvalue1, longvalue2, ...</i>	Allocate four bytes of memory containing <i>longvalue1</i> , four bytes of memory containing <i>longvalue2</i> , ... in the current section.
.quad <i>quadvalue1, quadvalue2, ...</i>	Allocate eight bytes of memory containing <i>quadvalue1</i> , eight bytes of memory containing <i>quadvalue2</i> , ... in the current section.
.ascii " <i>string1</i> ", " <i>string2</i> ", ...	Allocate memory containing the characters from <i>string1</i> , <i>string2</i> , ... in the current section.
.asciz " <i>string1</i> ", " <i>string2</i> ", ...	Allocate memory containing <i>string1</i> , <i>string2</i> , ..., where each string is '\0' terminated, in the current section.
.string " <i>string1</i> ", " <i>string2</i> ", ...	Same as .asciz.
.globl <i>label1, label2, ...</i>	Mark <i>label1</i> , <i>label2</i> , ... so they are accessible by code generated from other source code files.
.equ <i>name, expr</i>	Define <i>name</i> as a symbolic alias for <i>expr</i> .
.type <i>label,@function</i>	Mark <i>label</i> so the linker knows that it denotes the beginning of a function.

### 3. Assembler Mnemonics

Key:

*src*: a source operand  
*dest*: a destination operand  
*I*: an immediate operand  
*R*: a register operand  
*M*: a memory operand  
*label*: a label operand

For each instruction, at most one operand can be a memory operand.

#### 2.1. Data Transfer Mnemonics

Syntax	Semantics	Description
<code>mov{q,l,w,b} srcIRM, destRM</code>	$dest = src;$	<b>Move.</b> Copy <i>src</i> to <i>dest</i> . Flags affected: None.
<code>movabsq srcIRM, destR</code>	$dest = src;$	<b>Move.</b> Copy <i>src</i> to <i>dest</i> . <i>src</i> can be up to 8 bytes long. Flags affected: None.
<code>movsb{q,l,w} srcRM, destR</code> <code>movsw{q,l} srcRM, destR</code> <code>movslq srcRM, destR</code>	$dest = src;$	<b>Move Sign-Extended.</b> Copy <i>src</i> to <i>dest</i> , extending the sign of <i>src</i> . Flags affected: None.
<code>movzb{q,l,w} srcRM, destR</code> <code>movzw{q,l} srcRM, destR</code>	$dest = src;$	<b>Move Zero-Extended.</b> Copy <i>src</i> to <i>dest</i> , setting the high-order bytes of <i>dest</i> to 0. Flags affected: None.
<code>cmov{e,ne, l,le,g,ge, b,be,a,ae} srcRM, destR</code>	if (reg[EFLAGS] says so) $dest = src;$	<b>Conditional move.</b> Copy long or word operand <i>src</i> to long or word register <i>dest</i> iff the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
<code>push{q,w} srcIRM</code>	$reg[RSP] = reg[RSP] - \{8,2\};$ $mem[reg[RSP]] = src;$	<b>Push.</b> Push <i>src</i> onto the stack. Flags affected: None.
<code>pop{q,w} destRM</code>	$dest = mem[reg[RSP]];$ $reg[ESP] = reg[RSP] + \{8,2\};$	<b>Pop.</b> Pop from the stack into <i>dest</i> . Flags affected: None.
<code>lea{q,l,w} srcM, destR</code>	$dest = \&src;$	<b>Load Effective Address.</b> Assign the address of <i>src</i> to <i>dest</i> . Flags affected: None.
<code>cqto</code>	$reg[RDX:RAX] = reg[RAX];$	<b>Convert Quad to Oct Register.</b> Sign extend the contents of register RAX into the register pair RDX:RAX, typically in preparation for <code>idivq</code> . Flags affected: None.
<code>c ltd</code>	$reg[EDX:EAX] = reg[EAX];$	<b>Convert Long to Double Register.</b> Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for <code>idivl</code> . Flags affected: None.
<code>c wtd</code>	$reg[DX:AX] = reg[AX];$	<b>Convert Word to Double Register.</b> Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for <code>idivw</code> . Flags affected: None.
<code>c btd</code>	$reg[AX] = reg[AL];$	<b>Convert Byte to Word.</b> Sign extend the contents of register AL into register AX, typically in preparation for <code>idivb</code> . Flags affected: None.

## 2.2. Arithmetic Mnemonics

Syntax	Semantics	Description
<code>add{q,l,w,b} srcIRM, destRM</code>	$dest = dest + src;$	<b>Add.</b> Add <i>src</i> to <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>adc{q,l,w,b} srcIRM, destRM</code>	$dest = dest + src + C;$	<b>Add with Carry.</b> Add <i>src</i> and the C flag to <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>sub{q,l,w,b} srcIRM, destRM</code>	$dest = dest - src;$	<b>Subtract.</b> Subtract <i>src</i> from <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>inc{q,l,w,b} destRM</code>	$dest = dest + 1;$	<b>Increment.</b> Increment <i>dest</i> . Flags affected: O, S, Z, A, P.
<code>dec{q,l,w,b} destRM</code>	$dest = dest - 1;$	<b>Decrement.</b> Decrement <i>dest</i> . Flags affected: O, S, Z, A, P.
<code>neg{q,l,w,b} destRM</code>	$dest = -dest;$	<b>Negate.</b> Negate <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>imul{q,l,w} srcIRM, destR</code>	$dest = dest * src;$	<b>Multiply.</b> Multiply <i>dest</i> by <i>src</i> . Flags affected: O, S, Z, A, C, P.
<code>imulq srcRM</code>	$reg[RDX:RAX] = reg[RAX] * src;$	<b>Signed Multiply.</b> Multiply the contents of register RAX by <i>src</i> , and store the product in registers RDX:RAX. Flags affected: O, S, Z, A, C, P.
<code>imull srcRM</code>	$reg[EDX:EAX] = reg[EAX] * src;$	<b>Signed Multiply.</b> Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P.
<code>imulw srcRM</code>	$reg[DX:AX] = reg[AX] * src;$	<b>Signed Multiply.</b> Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX. Flags affected: O, S, Z, A, C, P.
<code>imulb srcRM</code>	$reg[AX] = reg[AL] * src;$	<b>Signed Multiply.</b> Multiply the contents of register AL by <i>src</i> , and store the product in AX. Flags affected: O, S, Z, A, C, P.
<code>idivq srcRM</code>	$reg[RAX] = reg[RDX:RAX] / src;$ $reg[RDX] = reg[RDX:RAX] \% src;$	<b>Signed Divide.</b> Divide the contents of registers RDX:RAX by <i>src</i> , and store the quotient in register RAX and the remainder in register RDX. Flags affected: O, S, Z, A, C, P.
<code>idivl srcRM</code>	$reg[EAX] = reg[EDX:EAX] / src;$ $reg[EDX] = reg[EDX:EAX] \% src;$	<b>Signed Divide.</b> Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX. Flags affected: O, S, Z, A, C, P.
<code>idivw srcRM</code>	$reg[AX] = reg[DX:AX] / src;$ $reg[DX] = reg[DX:AX] \% src;$	<b>Signed Divide.</b> Divide the contents of registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder in register DX. Flags affected: O, S, Z, A, C, P.
<code>idivb srcRM</code>	$reg[AL] = reg[AX] / src;$ $reg[AH] = reg[AX] \% src;$	<b>Signed Divide.</b> Divide the contents of register AX by <i>src</i> , and store the quotient in register AL and the remainder in register AH. Flags affected: O, S, Z, A, C, P.
<code>mulq srcRM</code>	$reg[RDX:RAX] = reg[RAX] * src;$	<b>Unsigned Multiply.</b> Multiply the contents of register RAX by <i>src</i> , and store the product in registers RDX:RAX. Flags affected: O, S, Z, A, C, P.
<code>mull srcRM</code>	$reg[EDX:EAX] = reg[EAX] * src;$	<b>Unsigned Multiply.</b> Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P.
<code>mulw srcRM</code>	$reg[DX:AX] = reg[AX] * src;$	<b>Unsigned Multiply.</b> Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX. Flags affected: O, S, Z, A, C, P.
<code>mulb srcRM</code>	$reg[AX] = reg[AL] * src;$	<b>Unsigned Multiply.</b> Multiply the contents of register AL by <i>src</i> , and store the product in AX. Flags affected: O, S, Z, A, C, P.

<code>divq srcRM</code>	<code>reg[RAX] = reg[RDX:RAX] / src;</code> <code>reg[RDX] = reg[RDX:RAX] % src;</code>	<b>Unsigned Divide.</b> Divide the contents of registers RDX:RAX by <i>src</i> , and store the quotient in register RAX and the remainder in register RDX. Flags affected: O, S, Z, A, C, P.
<code>divl srcRM</code>	<code>reg[EAX] = reg[EDX:EAX] / src;</code> <code>reg[EDX] = reg[EDX:EAX] % src;</code>	<b>Unsigned Divide.</b> Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX. Flags affected: O, S, Z, A, C, P.
<code>divw srcRM</code>	<code>reg[AX] = reg[DX:AX] / src;</code> <code>reg[DX] = reg[DX:AX] % src;</code>	<b>Unsigned Divide.</b> Divide the contents of registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder in register DX. Flags affected: O, S, Z, A, C, P.
<code>divb srcRM</code>	<code>reg[AL] = reg[AX] / src;</code> <code>reg[AH] = reg[AX] % src;</code>	<b>Unsigned Divide.</b> Divide the contents of register AX by <i>src</i> , and store the quotient in register AL and the remainder in register AH. Flags affected: O, S, Z, A, C, P.

### 2.3. Bitwise Mnemonics

Syntax	Semantics	Description
<code>and{q,l,w,b} srcIRM, destRM</code>	<code>dest = dest &amp; src;</code>	<b>And.</b> Bitwise and <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>or{q,l,w,b} srcIRM, destRM</code>	<code>dest = dest   src;</code>	<b>Or.</b> Bitwise or <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>xor{q,l,w,b} srcIRM, destRM</code>	<code>dest = dest ^ src;</code>	<b>Exclusive Or.</b> Bitwise exclusive or <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<code>not{q,l,w,b} destRM</code>	<code>dest = ~dest;</code>	<b>Not.</b> Bitwise not <i>dest</i> . Flags affected: None.
<code>sal{q,l,w,b} srcIR, destRM</code>	<code>dest = dest &lt;&lt; src;</code>	<b>Shift Arithmetic Left.</b> Shift <i>dest</i> to the left <i>src</i> bits, filling with zeros. Flags affected: O, S, Z, A, C, P.
<code>sar{q,l,w,b} srcIR, destRM</code>	<code>dest = dest &gt;&gt; src;</code>	<b>Shift Arithmetic Right.</b> Shift <i>dest</i> to the right <i>src</i> bits, sign extending the number. Flags affected: O, S, Z, A, C, P.
<code>shl{q,l,w,b} srcIR, destRM</code>	(Same as <code>sal</code> )	<b>Shift Left.</b> (Same as <code>sal</code> .) Flags affected: O, S, Z, A, C, P.
<code>shr{q,l,w,b} srcIR, destRM</code>	(Same as <code>sar</code> )	<b>Shift Right.</b> Shift <i>dest</i> to the right <i>src</i> bits, filling with zeros. Flags affected: O, S, Z, A, C, P.

### 2.4. Control Transfer Mnemonics

Syntax	Semantics	Description
<code>cmp{q,l,w,b} srcIRM, destRM</code>	<code>reg[EFLAGS] = dest comparedWith src;</code>	<b>Compare.</b> Compute <i>dest - src</i> and set flags in the EFLAGS register based upon the result. Flags affected: O, S, Z, A, C, P.
<code>test{q,l,w,b} srcIRM, destRM</code>	<code>reg[EFLAGS] = dest &amp; src;</code>	<b>Test.</b> Compute <i>dest &amp; src</i> and set flags in the EFLAGS register based upon the result. Flags affected: S, Z, P (O and C set to 0).

set{e,ne, l,le,g,ge, b,be,a,ae} destRM	if (reg[EFLAGS] appropriate) dest = 1; else dest = 0;	<b>Set.</b> Set one-byte <i>dest</i> to 1 if the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. Otherwise set <i>destRM</i> to 0. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
jmp label	reg[RIP] = label;	<b>Jump.</b> Jump to <i>label</i> . Flags affected: None.
jmp *srcR	reg[RIP] = reg[src];	<b>Jump indirect.</b> Jump to the address in <i>srcR</i> . Flags affected: None.
j{e,ne, l,le,g,ge, b,be,a,ae} label	if (reg[EFLAGS] appropriate) reg[RIP] = label;	<b>Conditional Jump.</b> Jump to <i>label</i> iff the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than or equal to, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
call label	reg[RSP] = reg[RSP] - 8; mem[reg[RSP]] = reg[RIP]; reg[RIP] = label;	<b>Call.</b> Call the function that begins at <i>label</i> . Flags affected: None.
call *srcR	reg[RSP] = reg[RSP] - 8; mem[reg[RSP]] = reg[RIP]; reg[RIP] = reg[src];	<b>Call indirect.</b> Call the function whose address is in <i>src</i> . Flags affected: None.
ret	reg[RIP] = mem[reg[RSP]]; reg[RSP] = reg[RSP] + 8;	<b>Return.</b> Return from the current function. Flags affected: None.
int srcIRM	Generate interrupt number <i>src</i>	<b>Interrupt.</b> Generate interrupt number <i>src</i> . Flags affected: None.

Copyright © 2015 by Robert M. Dondero, Jr.