


COMPUTER SCIENCE
SEDGEWICK / WAYNE

PART II: ALGORITHMS, MACHINES, and THEORY



<http://introcs.cs.princeton.edu>

19. Combinational Circuits

19. Combinational Circuits

- **Building blocks**
- Boolean algebra
- Digital circuits
- Adder circuit
- Arithmetic/logic unit

Context

Q. What is a combinational circuit?

A. A digital circuit (all signals are 0 or 1) with no feedback (no loops).

analog circuit: signals vary continuously

sequential circuit: loops allowed (stay tuned)

Q. Why combinational circuits?

A. Accurate, reliable, general purpose, fast, cheap.

Basic abstractions

- On and off.
- Wire: propagates on/off value.
- Switch: controls propagation of on/off values through wires.




Applications. Smartphone, tablet, game controller, antilock brakes, *microprocessor*, ...

Wires

Wires propagate on/off values



- ON (1): connected to power.
- OFF (0): not connected to power.
- Any wire connected to a wire that is ON is also ON.
- Drawing convention: "flow" from top, left to bottom, right.



Controlled Switch

Switches control propagation of on/off values through wires.



- Simplest case involves two connections: control (input) and output.
- control OFF: output ON
- control ON: output OFF



Controlled Switch

Switches control propagation of on/off values through wires.

- General case involves *three* connections: control input, *data input* and output.
- control OFF: output is **connected** to input
- control ON: output is **disconnected** from input




Idealized model of *pass transistors* found in real integrated circuits.

Controlled switch: example implementation

A *relay* is a physical device that controls a switch with a magnet

- 3 connections: input, output, control.
- Magnetic force pulls on a contact that cuts electrical flow.



First level of abstraction

Switches and wires model provides separation between physical world and logical world.

- We assume that switches operate as specified.
- That is the only assumption.
- Physical realization of switch is irrelevant to design.

Physical realization dictates *performance*

- Size.
- Speed.
- Power.

New technology **immediately** gives new computer.



Better switch? Better computer.

Basis of Moore's law.




all built with
"switches and wires"

Switches and wires: a first level of abstraction

<i>technology</i>	<i>"information"</i>	<i>switch</i>
pneumatic	air pressure	
fluid	water pressure	
relay (now)	electric potential	

Amusing attempts that do not scale but prove the point

<i>technology</i>	<i>switch</i>
relay (1940s)	
vacuum tube	
transistor	
"pass transistor" in integrated circuit	
atom-thick transistor	

Real-world examples that prove the point

Switches and wires: a first level of abstraction

VLSI = Very Large Scale Integration

Technology

Deposit materials on substrate.

Key properties

Lines are wires.

Certain crossing lines are controlled switches.



Key challenge in physical world

Fabricating physical circuits with billions of wires and controlled switches



Key challenge in “abstract” world

Understanding behavior of circuits with billions of wires and controlled switches

Bottom line. Circuit = Drawing (!)



Circuit anatomy



Need more levels of abstraction to understand circuit behavior

Image sources

http://upload.wikimedia.org/wikipedia/commons/f/f4/1965_c1960s_vacuum_tube%2C_7025A-12AX7A%2C_QC%2C_Philips%2C_Great_Britain.jpg

<http://electronics.howstuffworks.com/relay.htm>

19. Combinational Circuits


- Building blocks
- **Boolean algebra**
- Digital circuits
- Adder circuit
- Arithmetic/logic unit

Boolean algebra

Developed by George Boole in 1840s to study logic problems

- Variables represent *true* or *false* (1 or 0 for short).
- Basic operations are AND, OR, and NOT (see table below).

Widely used in mathematics, logic and computer science.



George Boole
1815–1864

operation	Java notation	logic notation	circuit design (this lecture)
AND	<code>x && y</code>	$x \wedge y$	xy
OR	<code>x y</code>	$x \vee y$	$x + y$
NOT	<code>!x</code>	$\neg x$	x'

← various notations
in common use

DeMorgan's Laws

Example: (stay tuned for proof)

$$(xy)' = (x' + y')$$

$$(x + y)' = x'y'$$

Relevance to circuits. Basis for next level of abstraction.



Copyright 2004, Sidney Harris
<http://www.sciencecartoonsplus.com>

Truth tables

A **truth table** is a systematic way to define a Boolean function

- One row for each possible set of arguments.
- Each row gives the function value for the specified arguments.
- N inputs: 2^N rows needed.

x	x'
0	1
1	0

NOT

x	y	xy
0	0	0
0	1	0
1	0	0
1	1	1

AND

x	y	$x + y$
0	0	0
0	1	1
1	0	1
1	1	1

OR

x	y	NOR
0	0	1
0	1	0
1	0	0
1	1	0

NOR

x	y	XOR
0	0	0
0	1	1
1	0	1
1	1	0

XOR

Truth table proofs

Truth tables are convenient for establishing identities in Boolean logic

- One row for each possibility.
- Identity established if columns match.

Proofs of DeMorgan's laws

x	y	xy	$(xy)'$	x	y	x'	y'	$x' + y'$
0	0	0	1	0	0	1	1	1
0	1	0	1	0	1	1	0	1
1	0	0	1	1	0	0	1	1
1	1	1	0	1	1	0	0	0

$$(xy)' = (x' + y')$$

x	y	$x + y$	$(x + y)'$	x	y	x'	y'	$x'y'$
0	0	0	1	0	0	1	1	1
0	1	1	0	0	1	1	0	0
1	0	1	0	1	0	0	1	0
1	1	1	0	1	1	0	0	0

$$(x + y)' = x'y'$$

All Boolean functions of two variables

Q. How many Boolean functions of two variables?

A. 16 (all possibilities for the 4 bits in the truth table column).

Truth tables for all Boolean functions of 2 variables

<i>x</i>	<i>y</i>	<i>ZERO</i>	<i>AND</i>		<i>x</i>		<i>y</i>	<i>XOR</i>	<i>OR</i>	<i>NOR</i>	<i>EQ</i>	$\neg y$		$\neg x$		<i>NAND</i>	<i>ONE</i>
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Functions of three and more variables

Q. How many Boolean functions of *three* variables?

A. 256 (all possibilities for the 8 bits in the truth table column).

<i>x</i>	<i>y</i>	<i>z</i>	<i>AND</i>	<i>OR</i>	<i>NOR</i>	<i>MAJ</i>	<i>ODD</i>
0	0	0	0	0	1	0	0
0	0	1	0	1	0	0	1
0	1	0	0	1	0	0	1
0	1	1	0	1	0	1	0
1	0	0	0	1	0	0	1
1	0	1	0	1	0	1	0
1	1	0	0	1	0	1	0
1	1	1	1	1	0	1	1

Some Boolean functions of 3 variables

Examples

<i>AND</i>	logical AND	0 iff <i>any</i> inputs is 0 (1 iff all inputs 1)
<i>OR</i>	logical OR	1 iff <i>any</i> input is 1 (0 iff all inputs 0)
<i>NOR</i>	logical NOR	0 iff <i>any</i> input is 1 (1 iff all inputs 0)
<i>MAJ</i>	majority	1 iff more inputs are 1 than 0
<i>ODD</i>	odd parity	1 iff an odd number of inputs are 1

all extend to *N* variables



Q. How many Boolean functions of *N* variables?

A. $2^{(2^N)}$

<i>N</i>	number of Boolean functions with <i>N</i> variables
2	$2^4 = 16$
3	$2^8 = 256$
4	$2^{16} = 65,536$
5	$2^{32} = 4,294,967,296$
6	$2^{64} = 18,446,744,073,709,551,616$

Universality of AND, OR and NOT

Every Boolean function can be represented as a **sum of products**

- Form an AND term for each 1 in Boolean function.
- OR all the terms together.

x	y	z	MAJ	$x'yz$	$xy'z$	xyz'	xyz	
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0
0	1	1	1	1	0	0	0	1
1	0	0	0	0	0	0	0	0
1	0	1	1	0	1	0	0	1
1	1	0	1	0	0	1	0	1
1	1	1	1	0	0	0	1	1

$x'yz + xy'z + xyz' + xyz = MAJ$

Expressing MAJ as a sum of products

Def. A set of operations is *universal* if every Boolean function can be expressed using just those operations.

Fact. { AND, OR, NOT } is universal.

Image sources

http://en.wikipedia.org/wiki/George_Boole#/media/File:George_Boole_color.jpg

19. Combinational Circuits

- Building blocks
- Boolean algebra
- **Digital circuits**
- Adder circuit
- Arithmetic/logic unit


A basis for digital devices

Claude Shannon connected *circuit design* with Boolean algebra in 1937.

“Possibly the most important, and also the most famous, *master's thesis* of the [20th]

– Howard Gardner

Key idea. Can use Boolean algebra to systematically analyze circuit behavior.



Claude Shannon
1916–2001

A Symbolic Analysis of Relay and Switching Circuits

By CLAUDE E. SHANNON
ENROLLED STUDENT AIEE

I. Introduction

IN THE CONTROL and protective circuits of complex electrical systems it is frequently necessary to make intricate interconnections of relay contacts and switches. Examples of these circuits occur in automatic telephone exchanges, industrial motor-control equipment, and in almost any circuits designed to perform complex operations automatically. In this paper a mathematical analysis of certain of the properties of such networks will be made. Particular attention will be given to the problem of network synthesis. Given certain characteristics, it is required to find a circuit incorporating these characteristics. The solution of this type of problem is not unique and methods of finding those particular circuits requiring the least number of relay contacts and switch blades will be studied. Methods will also be described for finding any number of circuits equivalent to a given circuit in all operating characteristics. It will be shown that several of the well-known theorems on impedance networks have roughly analogous theorems in relay circuits. Notable among these are the delta-wye and star-mesh transformations, and the duality theorem.

The method of attack on these problems may be described briefly as follows: any circuit is represented by a set of equations, the terms of the equations corresponding to the various relays and switches in the circuit. A calculus is developed for manipulating these equations by simple mathematical processes, most of which are similar to ordinary algebraic algorithms. This calculus is shown to be exactly analogous to the calculus of propositions used in the sym-

bolic study of logic. For the synthesis problem the desired characteristics are first written as a system of equations, and the equations are then manipulated into the form representing the simplest circuit. The circuit may then be immediately drawn from the equations. By this method it is always possible to find the simplest circuit containing only series and parallel connections, and in some cases the simplest circuit containing any type of connection.

Our notation is taken chiefly from symbolic logic. Of the many systems in common use we have chosen the one which seems simplest and most suggestive for our interpretation. Some of our phraseology, as node, mesh, delta, wye, etc., is borrowed from ordinary network

closed circuit, and the symbol 1 (unity) to represent the hindrance of an open circuit. Thus when the circuit $a \cdot b$ is open $X_{ab} = 1$ and when closed $X_{ab} = 0$. Two hindrances X_{ab} and X_{cd} will be said to be equal if whenever the circuit $a \cdot b$ is open, the circuit $c \cdot d$ is open, and whenever $a \cdot b$ is closed, $c \cdot d$ is closed. Now let the symbol $+$ (plus) be defined to mean the series connection of the two-terminal circuits whose hindrances are added together. Thus $X_{ab} + X_{cd}$ is the hindrance of the circuit $a \cdot d$ when b and c are connected together. Similarly the product of two hindrances $X_{ab} \cdot X_{cd}$ or more briefly $X_{ab} X_{cd}$ will be defined to mean the hindrance of the circuit formed by connecting the circuits $a \cdot b$ and $c \cdot d$ in parallel. A relay contact or switch will be represented in a circuit by the symbol in figure 1, the letter being the corresponding hindrance function. Figure 2 shows the interpretation of the plus sign and figure 3 the multiplication sign. This choice of symbols makes the manipulation of hindrances very similar to ordinary numerical algebra.

It is evident that with the above definitions the following postulates will hold:

POSTULATES

1. $a \cdot 0 = 0$
An open circuit in parallel with a closed circuit is a closed circuit.
2. $a \cdot 1 = a$
An open circuit in series with an open circuit is an open circuit.
3. $a \cdot 1 + 0 = 0 + 1 = 1$
An open circuit in series with a closed circuit in either order (i.e., whether the open circuit is to the right or left of the closed circuit) is an open circuit.
4. $0 + 1 = 1 + 0 = 1$
A closed circuit in parallel with an open circuit in either order is a closed circuit.
5. $a \cdot 0 + 0 = 0$
A closed circuit in series with a closed circuit is a closed circuit.
6. $1 + 1 = 1$
An open circuit in parallel with an open circuit is an open circuit.
7. At any given time either $X = 0$ or $X = 1$.

theory for similar concepts in switching circuits.

II. Series-Parallel Two-Terminal Circuits

FUNDAMENTAL DEFINITIONS AND POSTULATES

We shall limit our treatment to circuits containing only relay contacts and switches, and therefore at any given time the circuit between any two terminals must be either open (infinite impedance) or closed (zero impedance). Let us associate a symbol X_{ab} or more simply X_i with the terminals a and b . This variable, a function of time, will be called the hindrance of the two-terminal circuit $a \cdot b$. The symbol 0 (zero) will be used to represent the hindrance of a

closed circuit, and the symbol 1 (unity) to represent the hindrance of an open circuit. Thus when the circuit $a \cdot b$ is open $X_{ab} = 1$ and when closed $X_{ab} = 0$. Two hindrances X_{ab} and X_{cd} will be said to be equal if whenever the circuit $a \cdot b$ is open, the circuit $c \cdot d$ is open, and whenever $a \cdot b$ is closed, $c \cdot d$ is closed. Now let the symbol $+$ (plus) be defined to mean the series connection of the two-terminal circuits whose hindrances are added together. Thus $X_{ab} + X_{cd}$ is the hindrance of the circuit $a \cdot d$ when b and c are connected together. Similarly the product of two hindrances $X_{ab} \cdot X_{cd}$ or more briefly $X_{ab} X_{cd}$ will be defined to mean the hindrance of the circuit formed by connecting the circuits $a \cdot b$ and $c \cdot d$ in parallel. A relay contact or switch will be represented in a circuit by the symbol in figure 1, the letter being the corresponding hindrance function. Figure 2 shows the interpretation of the plus sign and figure 3 the multiplication sign. This choice of symbols makes the manipulation of hindrances very similar to ordinary numerical algebra.

It is evident that with the above definitions the following postulates will hold:

A second level of abstraction: logic gates


boolean function	notation	truth table	classic symbol	our symbol	under the cover circuit (gate)	proof															
NOT	x'	<table border="1"> <tr><td>x</td><td>x'</td></tr> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </table>	x	x'	0	1	1	0				1 iff x is 0									
x	x'																				
0	1																				
1	0																				
NOR	$(x + y)'$	<table border="1"> <tr><td>x</td><td>y</td><td>NOR</td></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	x	y	NOR	0	0	1	0	1	0	1	0	0	1	1	0				1 iff x and y are both 0
x	y	NOR																			
0	0	1																			
0	1	0																			
1	0	0																			
1	1	0																			
OR	$x + y$	<table border="1"> <tr><td>x</td><td>y</td><td>OR</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x	y	OR	0	0	0	0	1	1	1	0	1	1	1	1				 $x + y = ((x + y)')'$
x	y	OR																			
0	0	0																			
0	1	1																			
1	0	1																			
1	1	1																			
AND	xy	<table border="1"> <tr><td>x</td><td>y</td><td>AND</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x	y	AND	0	0	0	0	1	0	1	0	0	1	1	1				 $xy = (x' + y')'$
x	y	AND																			
0	0	0																			
0	1	0																			
1	0	0																			
1	1	1																			

Multiway OR gates


OR gates with multiple inputs.

- 1 if *any* input is 1.
- 0 if *all* inputs are 0.


classic symbol




our symbol




under the cover



Multiway OR gates are oriented vertically in our circuits. Learn to recognize them!




examples



Multiway generalized AND gates

Multiway generalized AND gates.

- 1 for *exactly 1* set of input values.
- 0 for *all other* sets of input values.












Might also call these "generalized NOR gates"; we consistently use AND.

Pop quiz on generalized AND gates

Q. Give the Boolean function computed by these gates.



Q. Also give the inputs for which the output is 1.



Pop quiz on generalized AND gates

Q. Give the Boolean function computed by these gates.

Q. Also give the inputs for which the output is 1.



Get the idea? If not, replay this slide, like flash cards.


Note. From now on, we will not label these gates.

A useful combinational circuit: decoder

Decoder

- n input lines (address).
- 2^n outputs.
- Addressed output is 1.
- All other outputs are 0.

Example: 3-to-8 decoder



A useful combinational circuit: decoder

Decoder

- n input lines (address).
- 2^n outputs.
- Addressed output is 1.
- All other outputs are 0.


Implementation

- Use all 2^n generalized AND gates with n inputs.
- Only one of them matches the input address.

Application (next lecture)

- Select a memory word for read/write.
- [Use address bits of instruction from IR.]

Example: 3-to-8 decoder




Another useful combinational circuit: demultiplexer (demux)

Demultiplexer

- n address inputs.
- 1 data input with value x .
- 2^n outputs.
- Addressed output has value x .
- All other outputs are 0.

Example: 3-to-8 demux



Another useful combinational circuit: demultiplexer (demux)

Demultiplexer

- n address inputs.
- 1 data input with value x .
- 2^n outputs.
- Addressed output has value x .
- All other outputs are 0.


Implementation

- Start with decoder.
- Add *AND* x to each gate.

Application (next lecture)

- Turn on control wires to implement instructions.
- [Use opcode bits of instruction in IR.]

Example: 3-to-8 demux




Decoder/demux

Decoder/demux

- n address inputs.
- 1 data input with value x .
- 2^n output *pairs*.
- Addressed output *pair* has value $(1, x)$.
- All other outputs are 0.

Example: 3-to-8 decoder/demux



Decoder/demux

Decoder/demux

- n address inputs.
- 1 data input with value x .
- 2^n output *pairs*.
- Addressed output *pair* has value $(1, x)$.
- All other outputs are 0.


Implementation

- Add decoder output to demux.

Application (next lecture)

- Access and control write of memory word
- [Use addr bits of instruction in IR.]

Example: 3-to-8 decoder/demux



Creating a digital circuit that computes a boolean function: majority





Use the truth table

- Identify rows where the function is 1.
- Use a generalized AND gate for each.
- OR the results together.

Example 1: Majority function

x	y	z	MAJ
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$MAJ = x'yz + xy'z + xyz' + xyz$$



Creating a digital circuit that computes a boolean function: odd parity




Use the truth table

- Identify rows where the function is 1.
- Use a generalized AND gate for each.
- OR the results together.

Example 2: Odd parity function

x	y	z	ODD
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$ODD = x'y'z + x'yz' + xy'z' + xyz$$



Combinational circuit design: Summary

Problem: Design a circuit that computes a given boolean function.

Ingredients

- OR gates.
- NOT gates.
- NOR gates. *use to make generalized AND gates*
- Wire.


Method

- Step 1: Represent input and output with Boolean variables.
- Step 2: Construct truth table to define the function.
- Step 3: Identify rows where the function is 1.
- Step 4: Use a generalized AND for each and OR the results.

Bottom line (profound idea): Yields a circuit for ANY function.

Caveat: Circuit might be huge (stay tuned).

x	y	z	MAJ	x	y	z	ODD
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	1
0	1	0	0	0	1	0	1
0	1	1	1	0	1	1	0
1	0	0	0	1	0	0	1
1	0	1	1	1	0	1	0
1	1	0	1	1	1	0	0
1	1	1	1	1	1	1	1



Pop quiz on combinational circuit design

Q. Design a circuit to implement $XOR(x, y)$.

Pop quiz on combinational circuit design

Q. Design a circuit to implement XOR(x, y).

A. Use the truth table

- Identify rows where the function is 1.
- Use a generalized AND gate for each.
- OR the results together.

XOR function


x	y	XOR
0	0	0
0	1	1
1	0	1
1	1	0

$$XOR = x'y + xy'$$


term *gate*

$x'y$ 

xy' 



interface



Encapsulation

Encapsulation in hardware design mirrors familiar principles in software design

- Building a circuit from wires and switches is the *implementation*.
- Define a circuit by its inputs, controls, and outputs is the *API*.
- We control complexity by *encapsulating* circuits as we do with *ADTs*.




Image sources

[http://en.wikipedia.org/wiki/Claude_Shannon#/media/File:Claude_Elwood_Shannon_\(1916-2001\).jpg](http://en.wikipedia.org/wiki/Claude_Shannon#/media/File:Claude_Elwood_Shannon_(1916-2001).jpg)

19. Combinational Circuits

- Building blocks
- Boolean algebra
- Digital circuits
- **Adder circuit**
- Arithmetic/logic unit

Let's make an adder circuit!


Adder

- Compute $z = x + y$ for n -bit binary integers.
- $2n$ inputs.
- n outputs.
- Ignore overflow.

Example: 8-bit adder

carry out
↓

0	0	1	1	0	1	1	1	0
	0	0	0	1	0	1	1	1
+	0	0	1	1	0	0	0	1
<hr/>								
	0	1	0	0	1	0	0	0



Let's make an adder circuit!


Adder

- Compute $z = x + y$ for n -bit binary integers.
- $2n$ inputs.
- n outputs.
- Ignore overflow.

Example: 8-bit adder

carry out

C_8	C_7	C_6	C_5	C_4	C_3	C_2	C_1	0
	X_7	X_6	X_5	X_4	X_3	X_2	X_1	X_0
+	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
	Z_7	Z_6	Z_5	Z_4	Z_3	Z_2	Z_1	Z_0



Let's make an adder circuit!

Goal: $z = x + y$ for 8-bit integers.

Strawman solution: Build truth tables for each output bit.

C_8	C_7	C_6	C_5	C_4	C_3	C_2	C_1	0
	X_7	X_6	X_5	X_4	X_3	X_2	X_1	X_0
+	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0
	Z_7	Z_6	Z_5	Z_4	Z_3	Z_2	Z_1	Z_0

8-bit adder truth table

X_7	X_6	X_5	X_4	X_3	X_2	X_1	X_0	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0	C_4	Z_7	Z_6	Z_5	Z_4	Z_3	Z_2	Z_1	Z_0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	0	0	1	1
...
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1



$2^{16} = 65536$ rows!

Q. Not convinced this a bad idea?

A. 128-bit adder: 2^{256} rows \gg # electrons in universe!

Let's make an adder circuit!

Goal: $z = x + y$ for 8-bit integers.

Do one bit at a time.

- Build truth table for carry bit.
- Build truth table for sum bit.

A surprise!

- Carry bit is MAJ.
- Sum bit is ODD.

C_8	C_7	C_6	C_5	C_4	C_3	C_2	C_1	0
	X_7	X_6	X_5	X_4	X_3	X_2	X_1	X_0
+	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
	Z_7	Z_6	Z_5	Z_4	Z_3	Z_2	Z_1	Z_0

carry bit

X_i	Y_i	C_i	C_{i+1}	MAJ
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

sum bit

X_i	Y_i	C_i	Z_i	ODD
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


Let's make an adder circuit!

Goal: $z = x + y$ for 4-bit integers.


Do one bit at a time.

- Carry bit is MAJ.
- Sum bit is ODD.
- Chain 1-bit adders to "ripple" carries.

C_8	C_7	C_6	C_5	C_4	C_3	C_2	C_1	0
	X_7	X_6	X_5	X_4	X_3	X_2	X_1	X_0
+	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
	Z_7	Z_6	Z_5	Z_4	Z_3	Z_2	Z_1	Z_0



An 8-bit adder circuit




Layers of abstraction

Lessons for software design apply to hardware

- Interface describes behavior of circuit.
- Implementation gives details of how to build it.
- Exploit understanding of behavior at each level.

Layers of abstraction apply with a vengeance

- On/off.
- Controlled switch. [relay, pass transistor]
- Gates. [NOT, OR, AND]
- Boolean functions. [MAJ, ODD]
- Adder.
- Arithmetic/Logic unit (next).
- CPU (next lecture, stay tuned).



Vastly simplifies design of complex systems and enables use of new technology at any layer



COMPUTER SCIENCE
SEDEGWICK / WAYNE

CS.19.D.Circuits.Adder

19. Combinational Circuits

- Building blocks
- Boolean algebra
- Digital circuits
- Adder circuit
- **Arithmetic/logic unit**

Next layer of abstraction: modules, busses, and control lines

Basic design of our circuits

- Organized as *modules* (functional units of TOY: ALU, memory, register, PC, and IR).
- Connected by *busses* (groups of wires that propagate information between modules).
- Controlled by *control lines* (single wires that control circuit behavior).

Conventions

- Bus inputs are at the top, input connections are at the left.
- Bus outputs are at the bottom, output connections are at the right.
- Control lines are blue.


These conventions *make circuits easy to understand.*
(Like style conventions in coding.)



Arithmetic and logic unit (ALU) module

Ex. Three functions on 8-bit words

- Two input busses (arguments).
- One output bus (result).
- Three control lines.



Arithmetic and logic unit (ALU) module

Ex. Three functions on 8-bit words

- Two input busses (arguments).
- One output bus (result).
- Three control lines.
- Left-right shifter circuits omitted (see book for details).


Implementation

- One circuit for each function.
- Compute all values in parallel.

Q. How do we select desired output?

A. "One-hot muxes" (see next slide).

"Calculator" at the heart of your computer. ✓





A simple and useful combinational circuit: one-hot multiplexer

One-hot multiplexer

- m selection lines
- m data inputs
- 1 output.
- *At most one selection line is 1.*
- Output has value of selected input.

this is a *precondition* unlike other circuits we consider



A simple and useful combinational circuit: one-hot multiplexer

One-hot multiplexer

- m selection lines
- m data inputs
- 1 output.
- *At most one selection line is 1.*
- Output has value of selected input.


Implementation

- AND corresponding selection and data inputs.
- OR all results (at most one is 1).


Applications

- Arithmetic-logic unit (previous slide).
- Main memory (next lecture).

Important to note. No direct connection from input to output.



Summary: Useful combinational circuit modules



Next: Registers, memory, connections, and control.




COMPUTER SCIENCE
SEDEGWICK / WAYNE

CS.19.D.Circuits.Adder

COMPUTER SCIENCE
SEDGEWICK / WAYNE

PART II: ALGORITHMS, MACHINES, and THEORY



<http://introcs.cs.princeton.edu>

19. Combinational Circuits