Princeton University COS 217: Introduction to Programming Systems A Subset of IA-32 Assembly Language

Instruction Operands

Immediate Operands

Syntax: *\$i* **Semantics**: Evaluates to *i*. Note that *i* could be a label...

Syntax: \$labe1Semantics: Evaluates to the memory address denoted by *label*.

Register Operands

Syntax: \$r**Semantics:** Evaluates to reg[r], that is, the contents of register r.

Memory Operands

Syntax: %section:disp(%base, %index, scale)

Semantics:

section is a section register (CS, SS, DS, or ES). *disp* is a literal or label. *base* is a general-purpose register. *index* is any general purpose register except EBP. *scale* is the literal 2, 4, or 8.

One of disp, base, or index is required. All other fields are optional.

Evaluates to the contents of memory at a certain address. That address consists of an <u>offset</u> into a <u>section</u>.

The <u>section</u> is specified by *section*. Assembly language programmers typically rely on the default section:

- CS for instruction fetches.
- SS for stack pushes and pops and references using ESP or EBP as base.
- DS for all data references except when relative to a stack or string destination.
- ES for the destinations of all string instructions.

The offset is computed using this expression:

reg[base] + (reg[index] * scale) + disp

The default *disp* is 0. The default *scale* is 0. If *base* is omitted, then reg[*base*] evaluates to 0. If *index* is omitted, then reg[*index*] evaluates to 0.

Commonly Used Memory Operands

Syntax	Semantics	Description
label	disp: <i>label</i> base: (none) index: (none) scale: (none)	Direct Addressing . The contents of memory at a certain address. The offset of that address is denoted by <i>label</i> .
	mem[0+(0*0)+label] mem[label]	Often used to access a long, word, or byte in the bss , data , or rodata section.
(%r)	disp: (none) base: r index: (none) scale: (none)	Indirect Addressing . The contents of memory at a certain address. The offset of that address is the contents of register r .
	<pre>mem[reg[r]+(0*0)+0] mem[reg[r]]</pre>	Often used to access a long, word, or byte in the stack section.
i(%r)	<pre>disp: i base: r index: (none) scale: (none)</pre>	Base-Pointer Addressing . The contents of memory at a certain address. The offset of that address is the sum of <i>i</i> and the contents of register <i>r</i> .
	<pre>mem[reg[r]+(0*0)+i] mem[reg[r]+i]</pre>	Often used to access a long, word, or byte in the stack section.
label(%r)	<pre>disp: labe1 base: r index: (none) scale: (none) mem[reg[r]+(0*0)+labe1]</pre>	Indexed Addressing . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> and the contents of register r .
	mem[reg[r]+label]	Often used to access an array of bytes (characters) in the bss , data , or rodata section.
label(,%r,i)	<pre>disp: label base: (none) index: r scale: i mem[0+(reg[r]*i)+label]</pre>	Indexed Addressing . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> , and the contents of register <i>r</i> multiplied by <i>i</i> .
	<pre>mem[(reg[r]*i)+label]</pre>	Often used to access an array of longs or words in the bss , data , or rodata section.

Assembler Mnemonics

Key:

src: a source operanddest: a destination operandI: an immediate operandR: a register operandM: a memory operandlabel: a label operand

For each instruction, at most one operand can be a memory operand.

Syntax	Semantics (expressed using	Description
· ·	C-like syntax)	*
Data Transfer		
Data Transfer		
		M. C. A. L.
<pre>mov{l,w,b} srcIRM, destRM push{l,w} srcIRM</pre>	<pre>dest = src; reg[ESP] = reg[ESP] - {4,2};</pre>	Move. Copy src to dest. Push. Push src onto the stack.
push(1,w) sicirm	mem[reg[ESP]] = src;	Fush . Fush <i>src</i> onto the stack.
pop{1,w} destRM	<pre>dest = mem[reg[ESP]]; reg[ESP] = reg[ESP] + {4,2};</pre>	Pop . Pop from the stack into <i>dest</i> .
<pre>lea{1,w} srcM, destR</pre>	dest = &src	Load Effective Address . Assign the address of <i>src</i> to <i>dest</i> .
cltd	<pre>reg[EDX:EAX] = reg[EAX];</pre>	Convert Long to Double Register . Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for idivl.
cwtd	<pre>reg[DX:AX] = reg[AX];</pre>	Convert Word to Double Register. Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for idivw.
cbtw	<pre>reg[AX] = reg[AL];</pre>	Convert Byte to Word. Sign extend the contents of register AL into register AX, typically in preparation for idivb.
leave	Equivalent to: movl %ebp, %esp popl %ebp	Pop a stack frame in preparation for leaving a function
Arithmetic		
add{1,w,b} srcIRM, destRM	dest = dest + src;	Add. Add src to dest.
<pre>sub{1,w,b} srcIRM, destRM</pre>	dest = dest - src;	Subtract. Subtract <i>src</i> from <i>dest</i> .
inc{1,w,b} destRM	dest = dest + 1;	Increment. Increment <i>dest</i> .
dec{1,w,b} destRM	dest = dest - 1; dest = -dest;	Decrement. Decrement <i>dest</i> .
<pre>neg{l,w,b} destRM imull srcRM</pre>	<pre>dest = -dest; req[EDX:EAX] = req[EAX]*src;</pre>	Negate. Negate dest. Signed Multiply. Multiply the contents of
	[EG[EDA.EAA] = [EG[EAA]"SIC,	register EAX by <i>src</i> , and store the product in registers EDX:EAX.
imulw <i>srcRM</i>	<pre>reg[DX:AX] = reg[AX]*src;</pre>	Signed Multiply . Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX.
imulb srcRM	<pre>reg[AX] = reg[AL]*src;</pre>	Signed Multiply . Multiply the contents of register AL by <i>src</i> , and store the product in AX.
idivl srcRM	<pre>reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;</pre>	Signed Divide . Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX.

	[
idivw <i>srcRM</i>	<pre>reg[AX] = reg[DX:AX]/src;</pre>	Signed Divide . Divide the contents of
	<pre>reg[DX] = reg[DX:AX]%src;</pre>	registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder
		in register DX.
idivb srcRM	reg[AL] = reg[AX]/src;	Signed Divide. Divide the contents of
	reg[AH] = reg[AX]%src;	register AX by <i>src</i> , and store the quotient
		in register AL and the remainder in
		register AH.
mull <i>srcRM</i>	<pre>reg[EDX:EAX] = reg[EAX]*src;</pre>	Unsigned Multiply. Multiply the contents
		of register EAX by <i>src</i> , and store the
mulw srcRM	<pre>req[DX:AX] = req[AX]*src;</pre>	product in registers EDX:EAX. Unsigned Multiply . Multiply the contents
MUIW SICKM	IEG[DX:AX] - IEG[AX] SICI	of register AX by <i>src</i> , and store the
		product in registers DX:AX.
mulb srcRM	<pre>reg[AX] = reg[AL]*src;</pre>	Unsigned Multiply . Multiply the contents
		of register AL by <i>src</i> , and store the product
		in AX.
divl <i>srcRM</i>	<pre>reg[EAX] = reg[EDX:EAX]/src;</pre>	Unsigned Divide. Divide the contents of
	<pre>reg[EDX] = reg[EDX:EAX]%src;</pre>	registers EDX:EAX by <i>src</i> , and store the
		quotient in register EAX and the remainder in register EDX.
divw srcRM	req[AX] = req[DX:AX]/src;	Unsigned Divide . Divide the contents of
	reg[DX] = reg[DX:AX]%src;	registers DX:AX by <i>src</i> , and store the
		quotient in register AX and the remainder
		in register DX.
divb <i>srcRM</i>	<pre>reg[AL] = reg[AX]/src;</pre>	Unsigned Divide. Divide the contents of
	<pre>reg[AH] = reg[AX]%src;</pre>	register AX by <i>src</i> , and store the quotient
		in register AL and the remainder in register AH.
Bitwise		
and{l,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest & src;	And. Bitwise and src into dest.
or{1,w,b} srcIRM, destRM	dest = dest src;	Or. Bitwise or <i>src</i> nito <i>dest</i> .
<pre>xor{l,w,b} srcIRM, destRM</pre>	dest = dest ^ src;	Exclusive Or . Bitwise exclusive or <i>src</i> into <i>dest</i> .
not{l,w,b} destRM	dest = ~dest;	Not. Bitwise not <i>dest</i> .
<pre>sal{l,w,b} srcIR, destRM</pre>	dest = dest << src;	Shift Arithmetic Left . Shift <i>dest</i> to the left <i>src</i> bits, filling with zeros.
<pre>sar{l,w,b} srcIR, destRM</pre>	dest = dest >> src;	Shift Arithmetic Right. Shift <i>dest</i> to the
		right <i>src</i> bits, sign extending the number.
<pre>shl{l,w,b} srcIR, destRM</pre>	(Same as sal)	Shift Left. (Same as sal.)
<pre>shr{l,w,b} srcIR, destRM</pre>	(Same as sar)	Shift Right. Shift <i>dest</i> to the right <i>src</i> bits,
		filling with zeros.
Control Transfer		
<pre>cmp{l,w,b} srcIRM1,srcRM2</pre>	req[EFLAGS] =	Compare . Compare <i>src2</i> with <i>src1</i> , and
	srcRM2 compared with srcIRM1	set the condition codes in the EFLAGS
		register accordingly.
	reg[EIP] = <i>label;</i>	Jump. Jump to label.
jmp <i>label</i>		
jmp <i>label</i> j{e,ne} <i>label</i>	if (reg[EFLAGS] appropriate)	Conditional Jump. Jump to <i>label</i> iff the
		condition codes in the EFLAGS register
	if (reg[EFLAGS] appropriate)	condition codes in the EFLAGS register indicate an equality or inequality
	if (reg[EFLAGS] appropriate)	condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the
j{e,ne} <i>label</i>	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre>	condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers.
	if (reg[EFLAGS] appropriate)	condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the
j{e,ne} <i>label</i>	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label; if (reg[EFLAGS] appropriate)</pre>	 condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Signed Conditional Jump. Jump to label
j{e,ne} <i>label</i>	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label; if (reg[EFLAGS] appropriate)</pre>	condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Signed Conditional Jump. Jump to <i>label</i> iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or
j{e,ne} <i>label</i>	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label; if (reg[EFLAGS] appropriate)</pre>	condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Signed Conditional Jump . Jump to <i>label</i> iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship
j{e,ne} <i>label</i>	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label; if (reg[EFLAGS] appropriate)</pre>	condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Signed Conditional Jump . Jump to <i>label</i> iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship between the most recently compared
j{e,ne} <i>label</i> j{l,le,g,ge} <i>label</i>	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label; if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre>	condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Signed Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship between the most recently compared numbers.
j{e,ne} <i>label</i>	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label; if (reg[EFLAGS] appropriate)</pre>	condition codes in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Signed Conditional Jump . Jump to <i>label</i> iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship between the most recently compared

		or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers.
call <i>label</i>	<pre>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = label;</pre>	Call . Call the function that begins at <i>label</i> .
call * <i>srcR</i>	<pre>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = reg[srcR];</pre>	Call . Call the function whose address is in <i>src</i> .
ret	<pre>reg[EIP] = mem[reg[ESP]]; reg[ESP] = reg[ESP] + 4;</pre>	Return . Return from the current function.
int <i>srcIRM</i>	Generate interrupt number src	Interrupt. Generate interrupt number src.

Assembler Directives

Syntax	Description
label:	Record the fact that <i>label</i> marks the current location within the
	current section
.section ".sectionname"	Make the sectionname section the current section
.skip <i>n</i>	Skip <i>n</i> bytes of memory in the current section
.align <i>n</i>	Skip as many bytes of memory in the current section as
	necessary so the current location is evenly divisible by <i>n</i>
.byte bytevalue1, bytevalue2,	Allocate one byte of memory containing <i>bytevalue1</i> , one byte of
	memory containing bytevalue2, in the current section
.word wordvalue1, wordvalue2,	Allocate two bytes of memory containing wordvalue1, two
	bytes of memory containing wordvalue2, in the current
	section
.long longvalue1, longvalue2,	Allocate four bytes of memory containing <i>longvalue1</i> , four
	bytes of memory containing <i>longvalue2</i> , in the current section
.ascii " <i>string1</i> ", " <i>string2</i> ",	Allocate memory containing the characters from <i>string1</i> ,
	string2, in the current section
.asciz "string1", "string2",	Allocate memory containing <i>string1</i> , <i>string2</i> ,, where each
	string is NULL terminated, in the current section
.string "string1", "string2",	(Same as .asciz)
.globl <i>label1, label2,</i>	Mark <i>label1</i> , <i>label2</i> , so they are available to the linker
.equ <i>name, expr</i>	Define <i>name</i> as a symbolic alias for <i>expr</i>
.lcomm label, n [,align]	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section [and align
	the bytes on an <i>align</i> -byte boundary]
.comm label, n, [,align]	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section, mark label
	so it is available to the linker [and align the bytes on an <i>align</i> -
	byte boundary]
.type label,@function	Mark <i>label</i> so the linker knows that it denotes the beginning of a
	function

Copyright $\textcircled{\sc c}$ 2005 by Robert M. Dondero, Jr.