## Lecture 11: Sequential Circuits



COS126: General Computer Science . htrp://www.cs.Princeton.EDU/~cos126

## Sequential vs. Combinational Circuits

## Combinational circuits

- Output determined solely by inputs.

Can draw solely with left-to-right signal paths.


Sequential circuits.

- Output determined by inputs AND previous outputs.
- Feedback loop.


Last lecture: Boolean logic and combinational circuits.

- Basic abstraction = controlled switch.
- In principle, can build TOY computer with a combinational circuit.
- $255 \times 16=4,080$ inputs $\Rightarrow 2^{4080}$ rows in truth table!
- no simple pattern
- each circuit element used at most once

This lecture: reuse circuit elements by storing bits in "memory."
Next lecture: glue components together to make TOY computer.


Flip-Flop

Flip-flop.

- A small and useful sequential circuit.
- Abstraction that "remembers" one bit.
- Basis of important computer components:
- memory
- counter

We will consider several flavors.

## SR Flip-Flop

What is the value of $Q$ if:
. $S=1$ and $R=0$ ? $\quad \Rightarrow Q$ is surely 1


## SR Flip-Flop

What is the value of $Q$ if:
. $S=1$ and $R=0$ ?
$\Rightarrow Q$ is surely 1 .

- $S=0$ and $R=1$ ?
$\Rightarrow Q$ is surely 0 .
. $S=0$ and $R=0$ ? $\quad \Rightarrow Q$ is possibly 0


What is the value of $Q$ if:

- $S=1$ and $R=0$ ? $\quad \Rightarrow Q$ is surely 1 .
- $S=0$ and $R=1$ ? $\quad \Rightarrow Q$ is surely 0



## SR Flip-Flop

What is the value of $Q$ if:

- $S=1$ and $R=0$ ?
$\Rightarrow \quad Q$ is surely 1 .
- $S=0$ and $R=1$ ?
$\Rightarrow \quad Q$ is surely 0 .
- $S=0$ and $R=0$ ? $\quad \Rightarrow Q$ is possibly $0 \ldots$ or possibly 1 !



## SR Flip-Flop

What is the value of $Q$ if:
$S=1$ and $R=0 ? \quad \Rightarrow Q$ is surely 1

- $S=0$ and $R=1$ ? $\quad \Rightarrow Q$ is surely 0
- $S=0$ and $R=0$ ? $\quad \Rightarrow Q$ is possibly $0 \ldots$ or possibly 1 .


While $S=R=0, Q$ remembers what it was the last time $S$ or $R$ was 1 .

Truth Table and Timing Diagram

Truth table

- Values vary over time.
- $S(t), R(t), Q(\dagger)$ denote value at time $\dagger$.

Sample timing diagram for SR flip-flop.

| SR Flip Flop Truth Table |  |  |  |
| :---: | :---: | :---: | :---: |
| $S(t)$ | $R(t)$ | $Q(t)$ |  |
| $0(t+\varepsilon)$ |  |  |  |
| 0 | 0 | 0 |  |
| 0 | 0 | 1 |  |
| 0 | 1 | 0 |  |
| 0 | 1 | 1 |  |
| 1 | 0 | 0 |  |
| 1 | 0 | 1 |  |
| 1 | 1 | 0 |  |
| 1 | 1 | 1 |  |



## SR Flip-Flop

SR Flip-Flop.
. $S=1, R=0$ (set) $\quad \Rightarrow$ Flips "bit" on.

- $S=0, R=1$ (reset) $\Rightarrow$ Flops "bit" off.
- $S=R=0 \quad \Rightarrow$ Status quo.
. $S=R=1 \quad \Rightarrow$ Not allowed


Implementation


10

Clock.

- Fundamental abstraction. regular on-off pulse
- External analog device.
- Synchronizes operations of different circuit elements.
- 1 GHz clock means 1 billion pulses per second


Frequency is inverse of cycle time.

- Expressed in hertz.
- Frequency of 1 Hz means that there is 1 cycle per second.
- Hence:
- 1 kilohertz (kHz) means 1000 cycles/sec.
- 1 megahertz (MHz) means 1 million cycles/sec.
-1 gigahertz (GHz) means 1 billion cycles/sec.
- 1 terahertz ( THz ) means 1 trillion cycles $/ \mathrm{sec}$.

By the way, no such thing as 1 "hert" !


Heinrich Rudolf Hertz (1857-1894)

## Clocked D Flip-Flop

Clocked D Flip-Flop.

- Output follows D input while clock is 1 .
- Output is remembered while clock is 0 .


Interface


## Clocked SR Flip-Flop

Clocked SR Flip-Flop.

- Same as SR flip-flop except $S$ and $R$ only active when clock is 1 .


Q


Cl


R

s


## Fetch-Execute Cycle

Fetch-execute cycle for TOY.

- Need 1-bit counter.



## 1-Bit Counter

1-bit counter.

- Circuit that oscillates between 1 and 0 .
0

$Q_{2}$ $\qquad$
$Q_{1}$
Cl $\qquad$


## 1-Bit Counter

1-bit counter.

- Circuit that oscillates between 1 and 0 .



## 1-Bit Counter

## 1-bit counter.

- Circuit that oscillates between 1 and 0 .

$Q_{2}$
$Q_{1} \longrightarrow$
Cl $\qquad$

1-bit counter.

- Circuit that oscillates between 1 and 0 .



## 1-Bit Counter

1-bit counter.

- Circuit that oscillates between 1 and 0 .



## Memory Overview

Computers and TOY have many types of memory.

- Program counter.
- Registers.
- Main memory.

We implement each bit of memory with a clocked $D$ flip-flop.
Need mechanism to organize and manipulate GROUPS of related bits.

- TOY has 16 -bit words.
- Memory hierarchy makes architecture manageable.


## 1-Bit Counter

1-bit counter.

- Circuit that oscillates between 1 and 0


Cl


16-bit bus.

- Bundle of 16 wires.
- Memory transfer, register transfer

8-bit bus.

- Bundle of 8 wires.
- TOY memory address.


4-bit bus.

- Bundle of 4 wires
. TOY register address.



## Stand-Alone Register

$k$-bit register.

- Stores k bits.
- Register contents always available on output.
- If write enable is asserted, $k$ input bits get copied into register.

Ex: Program Counter, 16 TOY registers, 256 TOY memory locations.


16-bit Register Interface


16-bit Register Implementation

## Register File Implementation

Implementation example: TOY main memory.

- Use 256 16-bit registers.
- Multiplexer and decoder are combinational circuits.

$n$-by-k register file.
- Bank of $n$ registers; each stores $k$ bits.
- Read and write information to one of $n$ registers.
- $\log _{2} n$ address inputs specifies which one
- Addressed bits always appear on output.
- If write enable and clock are asserted, k input bits are copied into addressed register.

Examples.

- TOY registers: $n=16, k=16$.
- TOY main memory: $\mathrm{n}=256, \mathrm{k}=16$.
- Real computer: $\mathrm{n}=256$ million, $\mathrm{k}=32$. - 1 GB memory
- (1 Byte $=8$ bits)

$256 \times 16$ Register File Interface
- $n=8$ for main memory
n-bit decoder.
- $n$ address inputs, $2^{n}$ data outputs.
- Addressed output bit is 1; others are 0.


3-Bit Decoder Interface


3-Bit Decoder Implementation

## n-Bit Decoder

- $n=8$ for main memory
$n$-bit decoder.
- $n$ address inputs, $2^{n}$ data outputs.
- Addressed output bit is 1; others are 0.


3-Bit Decoder Interface

$2^{n}$-to-1 Multiplexer

- $n=8$ for main memory
$2^{n}$-to-1 multiplexer.
- $n$ select inputs, $2^{n}$ data inputs, 1 output.
- Copies "selected"
data input bit to output.


8-to-1 Mux Interface

1 $n=8$ for main memory
$2^{n}$-to-1 multiplexer.

- $n$ select inputs, $2^{n}$ data inputs, 1 output.
- Copies "selected" data input bit to output.


8-to-1 Mux Interface

8-to-1 Mux Implementation

$2^{n}$-to-1 Multiplexer, Width $=k$

- $n=8, k=16$ for main memory
$2^{n}$-to-1 multiplexer, width $=k$.
- Select from one of $2^{n}$ k-bit buses.
- Copies k "selected" data bits to output.
- Layering k $2^{\text {n-to-1 }}$ multiplexers.


Interface for 2-to-1 MUX, width $=4$
Implementation for 2-to-1 MUX, width $=4$

Register File Implementation

Implementation example: TOY main memory.

- Use 256 16-bit registers.
- Multiplexer and decoder are combinational circuits.

${ }_{35}$
Sequential circuits add "state" to digital hardware.
- Flip-flop.
Represents 1 bit.
- TOY register.
16 D flip-flops.
- TOY main memory.
256 registers.

Actual technologies for register file and memory are different.

- Register files are relatively small and very fast.
- expensive per bit
- Memories are relatively large and pretty fast. - amazingly cheap per bit

Next time: we build a complete TOY computer.

## Summary

## Announcments

Not-exactly Midterm Exam
. Wed March 23, 7:30 PM, right here

- Closed book, but
- You can bring one cheatsheet - one side of one ( 8.5 by 11) sheet, handwritten by you
- P.S. No calculators, laptops, Palm Pilots, fancy cellphones, etc.
- Covers entire first half of course (lectures, readings, precepts, assignments)

Helpful review session

- Tuesday March 22, 7:30 PM, COS 105
- Not a canned presentation
- Driven by your questions

