Condition Codes

processor state register (psr)

impl	ver	icc		EC	E F		S	P S	E T	CWP
31	27	23	19	13	12	11	7	6	5	4

• integer condition codes — the icc field — holds 4 bits

- **N** set if the last ALU result was **n**egative
- **Z** set if the last ALU result was **z**ero
- V set if the last ALU result overflowed
- c set if the last ALU instruction that modified icc caused a carry out of, or a borrow into, bit 31
- cc versions of the integer arithmetic instructions set all the codes
- \bullet cc versions of the logical instructions set only N and Z
- tests on the condition codes implement conditionals and loops
- carry and overflow are used to implement multiple-precision arithmetic
- see §4.8 in Paul

Copyright ©1997 Computer Science 217: Branches Page 154

November 2, 1999

Compare and Test

- test and compare synthetic instructions set condition codes
- to test a single value

compare two values

$$\begin{array}{ll} \text{cmp } src_1, src_2 & \text{subcc } src_1, src_2, \text{\%g0} \\ \\ \text{cmp } src, value & \text{subcc } src, value, \text{\%g0} \\ \end{array}$$

using %g0 as a destination discards the result

Carry and Overflow

• if the carry bit (c) is set

the last addition resulted in a carry or the last subtraction resulted in a borrow

 carry is needed to implement arithmetic using numbers represented in several words, e.g. multiple-precision addition

```
addcc %g3, %g5, %g7
addxcc %g2, %g4, %g6
(%g6, %g7) = (%g2, %g3) + (%g4, %g5)
the <u>most-significant word</u> is in the <u>even</u> register;
the <u>least-significant word</u> is in the <u>odd</u> register
```


 overflow (v) indicates that the result of signed addition or subtraction doesn't fit

Copyright ©1997 Computer Science 217: Branches Page 156

November 2, 1999

Branches

• branch instructions transfer control based on icc



branches are format 2 instructions

24	20	20	24	04
00	а	cond	010	disp22

- target is a <u>PC-relative</u> address and is $PC + 4 \times disp22$, where PC is the address of the branch instruction
- unconditional branches

branch	condition	synthetic synonym	
ba	branch always	jmp	
bn	branch never	nop	

Branches, cont'd

raw condition-code branches

branch	condition	synthetic synonym
bnz	! Z	
bz	Z	
bpos	! N	
bneg	N	
bcc	! C	bgeu
bcs	С	blu
bvc	! V	
bvs	V	

comparisons

branches	signed	unsigned	synthetic synonym
be bne bg bgu ble bleu bge bgeu bl blu	Z !Z !(Z (N^V)) Z (N^V) !(N^V) N^V	Z !Z !(C Z) C Z !C C	bz bnz

Copyright ©1997 Computer Science 217: Branches Page 158

November 2, 1999

Control Transfer

- normally, instructions are fetched and executed from sequential memory locations
- program counter, **PC**, is address of the current instruction, and the program counter, nPC, is address of the next instruction: nPC = PC + 4
- branches, control-transfer instructions change *nPC* to something else
- control-transfer instructions

instruction	type	addressing mode
b <i>icc</i> fb <i>fcc</i> cb <i>ccc</i>	conditional branches floating point coprocessor	PC -relative PC -relative PC -relative
jmpl rett	jump and link return from trap	register indirect register indirect
call	procedure call	PC -relative
t <i>icc</i>	traps	register-indirect vectored

 PC-relative addressing is like register displacement addressing that uses PC as the base register

Control Transfer, cont'd

branches



$$nPC = PC + 4 \times \text{signextend}(disp22)$$

jumping to an arbitrary location may require two branches, but branches are used to build conditionals and loops in "small" code blocks

calls

$$nPC = PC + 4 \times zeroextend(disp30)$$

is multiplied by 4 because all instructions are word aligned

 <u>position-independent</u> code is code whose correct execution does not depend on where it is loaded, i.e., all instructions use *PC*-relative addressing

Copyright ©1997 Computer Science 217: Branches Page 160

November 2, 1999

Branching Examples

if-then-else

becomes

```
#define a %10
#define b %11
#define c %13

cmp a,b
ble L1: nop
mov a,c
ba L2: nop
L1: mov b,c
L2: ...
```

loops

ba L1; nop

for (i = 0; i < n; i++)

• 1cc generates

L2: