


## Arithmetic Instructions

- General form



- *src<sub>1</sub>* and *reg* must be registers; *src<sub>2</sub>* may be a register or a signed 13-bit number

```
add %o1,%o2,%g3
```

```
sub %i1,2,%g3
```

- Some SPARCs have no multiply and divide instructions  
see Appendix E of the SPARC Architecture Manual, §4.10 in Paul
- Standard run-time library provides multiply and divide routines

```
.mul .rem .div signed arithmetic
```


```
.umul .urem .udiv unsigned arithmetic
```

## Data Movement

- Load a constant into a register

```
set    value,reg          sethi   %hi(value),reg
or     reg,%lo(value),reg
```

- if `%hi(value) == 0`, omit `sethi`, if `%lo(value) == 0`, omit `or`
- `sethi` instruction



e.g., direct addressing

```
set a,%g1          sethi %hi(a),%g1
ld [%g1],%g2      or %lo(a),%g1
                  ld [%g1],%g2
```

faster alternative (2 instead of 3 ticks):

```
sethi %hi(a),%g1
ld [%g1+%lo(a)],%g2
```

- Clearing registers and memory; note the use of `%g0` to stand for 0

```
add %g0,%g0,%o1
st %g0,[%i1]
stb %g0,[%i1]
```

## Synthetic Instructions

---

- **Synthetic instructions** or **pseudo-instructions** are implemented by the **assembler** by one or more “real” instructions

<u>SYNTHETIC</u>	<u>REAL</u>
move register to register	
<code>mov src, dst</code>	<code>or %g0, src, dst</code>
clear register, memory	
<code>clr reg</code>	<code>add %g0, %g0, reg</code>
<code>clr [address]</code>	<code>st %g0, [address]</code>
negate	
<code>neg dst</code>	<code>sub %g0, dst, dst</code>
<code>neg src, dst</code>	<code>sub %g0, src, dst</code>
increment/decrement	
<code>inc dst</code>	<code>add dst, 1, dst</code>
<code>dec dst</code>	<code>sub dst, 1, dst</code>

- See Appendix E in Paul

## Bitwise Logical Instructions

---

- General form

<code>and</code> <code>andn</code> <code>or</code> <code>orn</code> <code>xor</code> <code>xnor</code>	{cc}	<code>src<sub>1</sub>, src<sub>2</sub>, dst</code>
---	------	--

- Corresponding C bitwise operators; `src2` is a register or a signed 13-bit number

<code>and</code>	<code>dst = src<sub>1</sub> &amp; src<sub>2</sub></code>
<code>andn</code>	<code>dst = src<sub>1</sub> &amp; ~src<sub>2</sub></code>
<code>or</code>	<code>dst = src<sub>1</sub>   src<sub>2</sub></code>
<code>orn</code>	<code>dst = src<sub>1</sub>   ~src<sub>2</sub></code>
<code>xor</code>	<code>dst = src<sub>1</sub> ^ src<sub>2</sub></code>
<code>xnor</code>	<code>dst = src<sub>1</sub> ^ ~src<sub>2</sub></code>

## Bitwise Logical Instructions, cont'd

---

- Complement

2's complement    `neg reg        sub %g0,reg,reg`  
 1's complement   `not reg        xnor reg,%g0,reg`


- Synthetic instructions

`bst bits,reg        andcc reg,bits,%g0`  
`bset bits,reg       or reg,bits,reg`  
`bclr bits,reg       andn reg,bits,reg`  
`btog bits,reg       xor reg,bits,reg`  
 e.g.,  
`bst 0x8,%g1`

## Shift Instructions

---

- General form



- Instruction format

10	<i>reg</i>	s11=100101 sr1=100110 sra=100111	src	0	00000000	<i>reg</i> <sub>1</sub>
10	<i>reg</i>	"	src	1	00000000	0..31
31	29	24	18	13	12	4

- Vacated bits: `s11` or `sr1` fill with 0s, `sra` fills with sign bit

- For 2's complement numbers

`sra reg,n,reg` divides `reg` by  $2^n$   
`sla reg,n,reg` multiplies `reg` by  $2^n$   
 shift instructions do **not** modify the condition codes

## Floating Point Instructions

---

- Floating point instructions are performed using the floating point unit (FPU);
- 32 floating point registers: %f0 — %f31
- Floating point load and store instructions:
 

```
ld [address],freg
ldd [address],freg

st freg,[address]
std freg,[address]
```

 doubles use even-odd register pair
- Other instructions; *src*, *src1*, *src2*, *dst* denote floating point registers
 

<b>fmovs</b>	<i>src, dst</i>	move; double/quad takes 2/4 <b>fmovs</b>
<b>fnegs</b>	<i>src, dst</i>	negate; double/quad takes 1/3 <b>fmovs</b>
<b>fabss</b>	<i>src, dst</i>	absolute value; double/quad takes 1/3 <b>fmovs</b>
<b>fsqrt[sdq]</b>	<i>src, dst</i>	square root
<b>fadd[sdq]</b>	<i>src1, src2, dst</i>	addition
<b>fsub[sdq]</b>	<i>src1, src2, dst</i>	subtraction
<b>fmul[sdq]</b>	<i>src1, src2, dst</i>	multiplication
<b>fdiv[sdq]</b>	<i>src1, src2, dst</i>	division

## Floating Point Instructions, cont'd

---

- Comparison and branching
 

<b>fcmp[sdq]</b>	<i>src1, src2</i>	floating point compare
------------------	-------------------	------------------------
- 4 floating point condition codes
 

<b>E</b>	equal
<b>L</b>	less than
<b>G</b>	greater than
<b>U</b>	unordered
- Use these condition codes with floating point conditional branches
 

see page 38 in SPARC Architecture Manual, §11.5 in Paul
- Floating point conversions
 

<b>f[sdq]toi</b>	<i>src1, src2</i>	convert single/double/quad to signed integer
<b>fito[sdq]</b>	<i>src1, src2</i>	convert integer to single/double/quad
<b>fitox</b>	rounds to "even", <b>fxtoi</b>	rounds toward 0; register holds an integer
<b>f[sdq]to[sdq]</b>	<i>src1, src2</i>	convert between floating point formats