Princeton University

Computer Science 217: Introduction to Programming Systems

Memory Hierarchy



Goals of this Lecture



Help you learn about:

- · Locality and caching
- Typical storage hierarchy
- · Virtual memory
 - How the hardware and OS give application pgms the illusion of a large, contiguous, private address space

Virtual memory is one of the most important concepts in system programming

2

Agenda



Locality and caching

Typical storage hierarchy

Virtual memory

Storage Device speed vs. size



Facts

- CPU needs subnanosecond access to memory (else it can't run instructions fast enough)
- Fast memories (subnanosecond) are small (1000 bytes),
- Big memories (gigabytes) are slow (60 nanoseconds)
- Huge memories (terabytes) are very slow (milliseconds)

Goal:

- · Need many gigabytes of memory,
- · but with fast (subnanosecond) average access time

Solution: locality allows caching

- · Most programs exhibit good locality
- A program that exhibits good locality will benefit from proper caching

4

Locality



Two kinds of locality

- Temporal locality
 - If a program references item X now, it probably will reference X again soon
- · Spatial locality
 - If a program references item X now, it probably will reference item at address X±1 soon

Most programs exhibit good temporal and spatial locality

Locality Example



Locality example


sum = 0;
for (i = 0; i < n; i++)
sum += a[i];</pre>


Typical code (good locality)


- Temporal locality
 - Data: Whenever the CPU accesses sum, it accesses sum again shortly thereafter
 - Instructions: Whenever the CPU executes sum += a[i], it executes sum += a[i] again shortly thereafter
- Spatial locality
 - Data: Whenever the CPU accesses a[i], it accesses a[i+1] shortly thereafter
 - Instructions: Whenever the CPU executes sum += a[i], it executes i++ shortly thereafter


6


Cache • Fast access, small capacity storage device • Acts as a staging area for a subset of the items in a slow access, large capacity storage device Good locality + proper caching • ⇒ Most storage accesses can be satisfied by cache • ⇒ Overall storage performance improved




























Typical Storage Hierarchy



Registers


- · Latency: 0 cycles
- Capacity: 8-256 registers
 - 8 general purpose registers in IA-32;
 - 32 in typical RISC machine (ARM, MIPS, RISC-V)


L1/L2/L3 Cache

- Latency: 1 to 30 cycles
- Capacity: 32KB to 32MB

Main memory (RAM)

- Latency: ~100 cycles
 - 100 times slower than registers
- Capacity: 256MB to 64GB





Typical Storage Hierarchy



Local secondary storage: disk drives

- Latency: ~100,000 cycles
 - 1000 times slower than main mem
 - · Limited by nature of disk
 - Must move heads and wait for data to rotate under heads
 - Faster when accessing many bytes in a row
- Capacity: 1GB to 256TB



Disks

1 ms

SSD

1 μs

DRAM

1 ns

Kb Mb Gb Tb

Typical Storage Hierarchy



21

Remote secondary storage

- Latency: ~10,000,000 cycles
 - 100 times slower than disk
 - · Limited by network bandwidth
- · Capacity: essentially unlimited



Aside: Persistence



Another dimension: persistence

· Do data persist in the absence of power?

Lower levels of storage hierarchy store data persistently

- Remote secondary storage
- · Local secondary storage

Higher levels of storage hierarchy **do not** store data persistently

- · Main memory (RAM)
- L1/L2/L3 cache
- Registers

2

Aside: Persistence



Admirable goal: Move persistence upward in hierarchy

Solid state (flash) drives

- Use solid state technology (as does main memory)
- · Persistent, as is disk
- · Viable replacement for disk as local secondary storage



Storage Hierarchy & Caching Issues



Issue: Block size?

- · Slow data transfer between levels k and k+1
 - ⇒ use large block sizes at level k (do data transfer less often)
- Fast data transfer between levels k and k+1
 - ⇒ use small block sizes at level k (reduce risk of cache miss)
- Lower in pyramid ⇒ slower data transfer ⇒ larger block sizes

Device	Block Size
Register	8 bytes
L1/L2/L3 cache line	64 bytes
Main memory page	4KB (4096 bytes)
Disk block	4KB (4096 bytes)
Disk transfer block	4KB (4096 bytes) to 64MB (67108864 bytes)

Storage Hierarchy & Caching Issues



Issue: Who manages the cache?

Device	Managed by:
Registers (cache of L1/L2/L3 cache and main memory)	Compiler, using complex code- analysis techniques Assembly lang programmer
L1/L2/L3 cache (cache of main memory)	Hardware , using simple algorithms
Main memory (cache of local sec storage)	Hardware and OS, using virtual memory with complex algorithms (since accessing disk is expensive)
Local secondary storage (cache of remote sec storage)	End user, by deciding which files to download

Agenda




Locality and caching

Typical storage hierarchy

Virtual memory

Main Memory: Illusion






Each process sees main memory as

Huge: 2^{64} = 16 EB (16 exabytes) of memory

Uniform: contiguous memory locations from 0 to 264-1

Main Memory: Reality





Memory is divided into pages

At any time some pages are in physical memory, some on disk OS and hardware swap pages between physical memory and disk Multiple processes share physical memory

Virtual & Physical Addresses



Question

· How do OS and hardware implement virtual memory?

Answer (part 1)

• Distinguish between virtual addresses and physical addresses

Virtual & Physical Addresses (cont.)



Virtual address

virtual page num

- · Identifies a location in a particular process's virtual memory
 - · Independent of size of physical memory
 - · Independent of other concurrent processes
- · Consists of virtual page number & offset
- Used by application programs

Physical address

physical page num offset


- · Identifies a location in physical memory
- · Consists of physical page number & offset
- · Known only to OS and hardware

Note:

· Offset is same in virtual addr and corresponding physical addr

CourseLab Virtual & Physical Addresses

52 bits



physical addr

physical page num offset

12 bits

On CourseLab:

- · Each offset is 12 bits
- Each page consists of 2¹² bytes
- · Each virtual page number consists of 52 bits
 - There are 2⁵² virtual pages
- · Each virtual address consists of 64 bits
 - There are 2⁶⁴ bytes of virtual memory (per process)

CourseLab Virtual & Physical Addresses



virtual virtual page num offset addr 52 bits 12 bits physical physical page num offset addr 25 bits 12 bits

On CourseLab:

- · Each offset is 12 bits
 - Each page consists of 2¹² bytes
- · Each physical page number consists of 25 bits
 - There are 225 physical pages
- Each physical address consists of 37 bits
 - There are 2³⁷ (128G) bytes of physical memory (per computer)

Page Tables



· How do OS and hardware implement virtual memory?

Answer (part 2)

· Maintain a page table for each process

Page Tables (cont.)



Page Table for Process 1234


Virtual Page Num	Physical Page Num or Disk Addr
0	Physical page 5
1	(unmapped)
2	Spot X on disk
3	Physical page 8


· A physical page, or


in-use virtual page to:


Page table maps each


· A spot (track & sector) on disk
































Storing Page Tables (cont.)



Question

Doesn't that mean that each logical memory access requires two
physical memory accesses – one to access the page table, and one
to access the desired datum?

Answer

Yes!

Question

· Isn't that inefficient?

Answer

· Not really...

Storing Page Tables (cont.)



Note 1

- · Page tables are accessed frequently
- · Likely to be cached in L1/L2/L3 cache

Note 2

 X86-64 architecture provides special-purpose hardware support for virtual memory...

50

Translation Lookaside Buffer



Translation lookaside buffer (TLB)

- · Small cache on CPU
- Each TLB entry consists of a page table entry
- · Hardware first consults TLB
 - Hit ⇒ no need to consult page table in L1/L2/L3 cache or memory
 - Miss ⇒ swap relevant entry from page table in L1/L2/L3 cache or memory into TLB; try again
- · See Bryant & O'Hallaron book for details

Caching again!!!

51

Additional Benefits of Virtual Memory



Virtual memory concept facilitates/enables many other OS features; examples...

Context switching (as described last lecture)

- Illusion: To context switch from process X to process Y, OS must save contents of registers and memory for process X, restore contents of registers and memory for process Y
- Reality: To context switch from process X to process Y, OS must save contents of registers and virtual memory for process X, restore contents of registers and virtual memory for process Y
- Implementation: To context switch from process X to process Y, OS must save contents of registers and page table for process X, restore contents of registers and page table for process Y

pointer to the

pointer to the

52

Additional Benefits of Virtual Memory



Memory protection among processes

- Process's page table references only physical memory pages that the process currently owns
- Impossible for one process to accidentally/maliciously affect physical memory used by another process

Memory protection within processes

- Permission bits in page-table entries indicate whether page is readonly, etc.
- · Allows CPU to prohibit
 - Writing to RODATA & TEXT sections
 - · Access to protected (OS owned) virtual memory

Additional Benefits of Virtual Memory



Linking

- Same memory layout for each process
 - E.g., TEXT section always starts at virtual addr 0x08048000
 - E.g., STACK always grows from virtual addr **0x0bfffffff** to lower addresses
- · Linker is independent of physical location of code

Code and data sharing

- User processes can share some code and data
 - E.g., single physical copy of stdio library code (e.g. printf)
- Mapped into the virtual address space of each process

53

Additional Benefits of Virtual Memory





- Dynamic memory allocation · User processes can request additional memory from the heap
 - E.g., using malloc() to allocate, and free() to deallocate
 - · OS allocates contiguous virtual memory pages...
 - · ... and scatters them anywhere in physical memory

Creating new processes

· Easy for "parent" process to "fork" a new "child" process

Additional Benefits of Virtual Memory

- · Initially: make new PCB containing copy of parent page table
- · Incrementally: change child page table entries as required
- · See Process Management lecture for details
 - fork() system-level function

Overwriting one program with another

- Easy for a process to replace its program with another program
 - Initially: set page table entries to point to program pages that already exist on disk!
 - · Incrementally: swap pages into memory as required
- · See Process Management lecture for details
 - execup () system-level function

Measuring Memory Usage



57

55

On CourseLab computers:

PID PPID PRI NI VSZ RSS WCHAN STAT TTY 0 42579 9655 9696 30 10 167568 13840 signal TN pts/1 0:00 emacs -nw 0 42579 9696 9695 30 10 24028 2072 wait SNs pts/1 0:00 -bash 0 42579 9725 9696 30 10 **11268** 956 - RN+ pts/1

VSZ (virtual memory size): virtual memory usage

RSS (resident set size): physical memory usage (both measured in kilobytes)

Summary



Locality and caching

- · Spatial & temporal locality
- Good locality ⇒ caching is effective

Typical storage hierarchy

• Registers, L1/L2/L3 cache, main memory, local secondary storage (esp. disk), remote secondary storage

Virtual memory

- · Illusion vs. reality
- Implementation
 - Virtual addresses, page tables, translation lookaside buffer (TLB)
- · Additional benefits (many!)

Virtual memory concept permeates the design of operating systems and computer hardware