


Assembly Language: Part 1





Goals of this Lecture



Help you learn:

- Language levels
- The basics of IA-32 architecture
 - Enough to understand IA-32 assembly language
- The basics of IA-32 assembly language
 - Instructions to define global data
 - Instructions to transfer data and perform arithmetic

Lectures vs. Precepts



Approach to studying assembly language:

| Precepts | Lectures |
|---|---|
| Study complete pgms | Study partial pgms |
| Begin with small pgms; proceed to large ones | Begin with simple constructs; proceed to complex ones |
| Emphasis on writing code | Emphasis on reading code |

Agenda



Language Levels

Architecture

Assembly Language: Defining Global Data

Assembly Language: Performing Arithmetic

High-Level Languages



Characteristics

- Portable
 - To varying degrees
- Complex
 - One statement can do much work
- Expressive
 - To varying degrees
 - Good (code functionality / code size) ratio
- Human readable

```
count = 0;
while (n>1)
{ count++;
    if (n&1)
        n = n*3+1;
    else
        n = n/2;
}
```

Machine Languages



Characteristics

- Not portable
 - Specific to hardware
- Simple
 - Each instruction does a simple task
- Not expressive
 - Each instruction performs little work
 - Poor (code functionality / code size) ratio
- Not human readable
 - Requires lots of effort!
 - Requires tool support

| 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
|------|------|------|------|------|------|------|------|
| 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 9222 | 9120 | 1121 | A120 | 1121 | A121 | 7211 | 0000 |
| 0000 | 0001 | 0002 | 0003 | 0004 | 0005 | 0006 | 0007 |
| 0008 | 0009 | 000A | 000B | 000C | 000D | 000E | 000F |
| 0000 | 0000 | 0000 | FE10 | FACE | CAFE | ACED | CEDE |
| | | | | | | | |
| | | | | | | | |
| 1234 | 5678 | 9ABC | DEF0 | 0000 | 0000 | F00D | 0000 |
| 0000 | 0000 | EEEE | 1111 | EEEE | 1111 | 0000 | 0000 |
| B1B2 | F1F5 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| | | | | | | | |

Assembly Languages



| Cha | aracteristics | |
|-----|---------------|--|
| ٠ | Not portable | |

- Each assembly lang instruction maps to one machine lang instruction
- Simple
 - Each instruction does a simple task
- Not expressive
 - Poor (code functionality / code size) ratio
- Human readable!!!

| | movl | \$0, %ecx |
|---------|-----------|---------------------------------|
| loop: | _ | \$1, %edx endloop |
| | addl | \$1, %ecx |
| | andl | %edx, %eax \$1, %eax else |
| | Je | EISE |
| | movl | %edx, %eax |
| | addl | • |
| | | <pre>%eax, %edx</pre> |
| | addl | \$1, %edx |
| else: | jmp | endif |
| | sarl | \$1, %edx |
| endif: | | |
| | jmp | loop |
| endloop |): | |



Why Learn Assembly Language?

Q: Why learn assembly language?

- A: Knowing assembly language helps you:
 - Write faster code
 - In assembly language
 - In a high-level language!
 - Understand what's happening "under the hood"
 - Someone needs to develop future computer systems
 - Maybe that will be you!

DET CUP NUTINE

Why Learn IA-32 Assembly Lang?

Why learn IA-32 assembly language?

Pros

- IA-32 is the most popular processor
- Nobel computers are IA-32 computers
 - Program natively on nobel instead of using an emulator

Cons

- IA-32 assembly language is big
 - Each instruction is simple, but...
 - There are **many** instructions
 - Instructions differ widely

We'll study a popular subset

As defined by Bryant & O'Hallaron Ch 3 and precept IA-32
 Assembly Language document

Agenda



Language Levels

Architecture

Assembly Language: Defining Global Data

Assembly Language: Performing Arithmetic



John Von Neumann (1903-1957)

In computing

- Stored program computers
- Cellular automata
- Self-replication

Other interests

- Mathematics
- Nuclear physics (hydrogen bomb)

Princeton connection

• Princeton Univ & IAS, 1930-death


Known for "Von Neumann architecture"


• In contrast to less successful "Harvard architecture"



Von Neumann Architecture







Registers



CPU **Registers** Control Unit Small amount of storage on the CPU ALU • Much faster than RAM • Top of the storage hierarchy • Above RAM, disk, ... Registers Data bus RAM 15

Registers



General purpose registers

| 31 | 15 8 | 7 0 | 16-bit | 32-bit |
|----|------|-----|--------|--------|
| | AH | AL | AX | EAX |
| | BH | BL | BX | EBX |
| | СН | CL | CX | ECX |
| | DH | DL | DX | EDX |
| | SI | | | ESI |
| | DI | | | EDI |
| | E | BP | | EBP |
| | S | SP | | ESP |

ESP and EBP Registers



low memory

ESP (Stack Pointer) register

 Contains address of top (low address) of current function's stack frame

EBP (Base Pointer) register

 Contains address of bottom (high address) of current function's stack frame

high memory

Allow effective use of the STACK section of memory

(See Assembly Language: Function Calls lecture)

EFLAGS Register



Special-purpose register...

EFLAGS (Flags) register

- Contains CC (Condition Code) bits
- Affected by compare (cmp) instruction
 - And many others
- Used by conditional jump instructions
 - je, jne, jl, jg, jle, jge, jb, jbe, ja, jae, jb

(See Assembly Language: Part 2 lecture)


EIP Register



Special-purpose register...

EIP (Instruction Pointer) register

- Stores the location of the next instruction
 - Address (in TEXT section) of machine-language instructions to be executed next
- Value changed:
 - Automatically to implement sequential control flow
 - By jump instructions to implement selection, repetition




Registers and RAM

Typical pattern:

- Load data from RAM to registers
- Manipulate data in registers
- Store data from registers to RAM

Many instructions combine steps



CPU **Control Unit** Control Unit · Fetches and decodes each ALU machine-language instruction • Sends proper data to ALU Registers Data bus RAM 22




CPU



CPU (Central Processing Unit)

- Control unit
 - Fetch, decode, and execute
- ALU
 - Execute low-level operations
- Registers
 - High-speed temporary storage



Agenda



Language Levels

Architecture

Assembly Language: Defining Global Data

Assembly Language: Performing Arithmetic



Defining Data: DATA Section 1

static char c = 'a';
static short s = 12;
static int i = 345;

| | .section ".data" |
|----|------------------|
| c: | |
| | .byte 'a' |
| s: | |
| | .word 12 |
| i: | |
| | .long 345 |

Note:


.section instruction (to announce DATA section)
label definition (marks a spot in RAM)
.byte instruction (1 byte)
.word instruction (2 bytes)
.long instruction (4 bytes)
Note:

Best to avoid "word" (2 byte) data



Defining Data: DATA Section 2

char c = 'a'; short s = 12; int i = 345;



Note:


Can place label on same line as next instruction .glob1 instruction

Defining Data: BSS Section



static char c; static short s;

static int i;



Note:

.section instruction (to announce BSS section)
.skip instruction

Defining Data: RODATA Section



... ...**"hello\n"**...;section ".rodata"

helloLabel:

.string "hello\n"

Note:

.section instruction (to announce RODATA section)
.string instruction

Agenda





Language Levels


Architecture

Assembly Language: Defining Global Data


Assembly Language: Performing Arithmetic







Performing Arithmetic: Long Data



(length + width) * 2;

Note:

movl instruction
addl instruction
sall instruction
Register operand
Immediate operand
Memory operand
.section instruction (to announce TEXT section)

| .section ".bss" |
|------------------------------|
| length: .skip 4 |
| width: .skip 4 |
| perim: .skip 4 |
| |
| .section ".text" |
| |
| <pre>movl length, %eax</pre> |
| addl width, %eax |
| sall \$1, %eax |
| movl %eax , perim |

33

Performing Arithmetic: Byte Data



static char grade = 'B'; ... grade--; Note: Comment movb instruction subb instruction decb instruction What would happen if we use **movl** instead Of movb?

```
.section ".data"
grade: .byte 'B'
   .section ".text"
   # Option 1
   movb grade, %al
   subb $1, %al
   movb %al, grade
   ...
   # Option 2
   subb $1, grade
   # Option 3
   decb grade
```

Generalization: Operands



Immediate operands

- \$5 => use the number 5 (i.e. the number that is available immediately within the instruction)
- \$i => use the address denoted by i (i.e. the address that is available immediately within the instruction)
- Can be source operand; cannot be destination operand

Register operands

- **%eax** => read from (or write to) register EAX
- Can be source or destination operand

Memory operands

- 5 => load from (or store to) memory at address 5 (silly; seg fault)
- i => load from (or store to) memory at the address denoted by i
- Can be source or destination operand (but not both)
- There's more to memory operands; see next lecture

Generalization: Notation



Instruction notation:

• I => long (4 bytes); w => word (2 bytes); b => byte (1 byte)

Operand notation:

- src => source; dest => destination
- R => register; I => immediate; M => memory



Generalization: Data Transfer

Data transfer instructions

| <pre>mov{l,w,b} srcIRM, destRM</pre> | dest = src |
|--------------------------------------|--------------------------|
| <pre>movsb{l,w} srcRM, destR</pre> | dest = src (sign extend) |
| movswl srcRM, destR | dest = src (sign extend) |
| <pre>movzb{l,w} srcRM, destR</pre> | dest = src (zero fill) |
| movzwl srcRM, destR | dest = src (zero fill) |
| cltd | reg[EDX:EAX] = reg[EAX] |
| | (sign extend) |
| cwtd | reg[DX:AX] = reg[AX] |
| | (sign extend) |
| cbtw | reg[AX] = reg[AL] |
| | (sign extend) |

mov is used often; others rarely



Generalization: Arithmetic

Arithmetic instructions

| add{1,w,b} | <pre>srcIRM,</pre> | destRM | dest += src |
|-----------------------|--------------------|--------|--------------|
| <pre>sub{l,w,b}</pre> | <pre>srcIRM,</pre> | destRM | dest -= src |
| <pre>inc{l,w,b}</pre> | destRM | | dest++ |
| <pre>dec{l,w,b}</pre> | destRM | | dest |
| <pre>neg{l,w,b}</pre> | destRM | | dest = -dest |

Generalization: Signed Mult & Div



Signed multiplication and division instructions

| imull srcRM | <pre>reg[EDX:EAX] = reg[EAX]*src</pre> |
|-------------|--|
| imulw srcRM | <pre>reg[DX:AX] = reg[AX]*src</pre> |
| imulb srcRM | <pre>reg[AX] = reg[AL]*src</pre> |
| idivl srcRM | <pre>reg[EAX] = reg[EDX:EAX]/src</pre> |
| | <pre>reg[EDX] = reg[EDX:EAX]%src</pre> |
| idivw srcRM | <pre>reg[AX] = reg[DX:AX]/src</pre> |
| | reg[DX] = reg[DX:AX]%src |
| idivb srcRM | <pre>reg[AL] = reg[AX]/src</pre> |
| | reg[AH] = reg[AX]%src |

See Bryant & O'Hallaron book for description of signed vs. unsigned multiplication and division

Generalization: Unsigned Mult & Div



Unsigned multiplication and division instructions

| mull srcRM | <pre>reg[EDX:EAX] = reg[EAX]*src</pre> |
|------------|--|
| mulw srcRM | <pre>reg[DX:AX] = reg[AX]*src</pre> |
| mulb srcRM | <pre>reg[AX] = reg[AL]*src</pre> |
| divl srcRM | <pre>reg[EAX] = reg[EDX:EAX]/src</pre> |
| | reg[EDX] = reg[EDX:EAX]%src |
| divw srcRM | <pre>reg[AX] = reg[DX:AX]/src</pre> |
| | <pre>reg[DX] = reg[DX:AX]%src</pre> |
| divb srcRM | <pre>reg[AL] = reg[AX]/src</pre> |
| | reg[AH] = reg[AX]%src |

See Bryant & O'Hallaron book for description of signed vs. unsigned multiplication and division

Generalization: Bit Manipulation

Bitwise instructions

| and{l,w,b} srcIRM, destRM | dest = src & dest |
|--------------------------------------|----------------------------------|
| <pre>or{l,w,b} srcIRM, destRM</pre> | dest = src dest |
| <pre>xor{l,w,b} srcIRM, destRM</pre> | dest = src ^ dest |
| <pre>not{l,w,b} destRM</pre> | dest = ~dest |
| <pre>sal{l,w,b} srcIR, destRM</pre> | dest = dest << src |
| <pre>sar{l,w,b} srcIR, destRM</pre> | dest = dest >> src (sign extend) |
| <pre>shl{l,w,b} srcIR, destRM</pre> | (Same as sal) |
| <pre>shr{l,w,b} srcIR, destRM</pre> | dest = dest >> src (zero fill) |

Summary



Language levels

The basics of computer architecture


• Enough to understand IA-32 assembly language

The basics of IA-32 assembly language

- Instructions to define global data
- Instructions to perform data transfer and arithmetic

To learn more

- Study more assembly language examples
 - Chapter 3 of Bryant and O' Hallaron book
- Study compiler-generated assembly language code
 - gcc217 -S somefile.c



Byte Order

Intel is a little endian architecture


- Least significant byte of multi-byte entity is stored at lowest memory address
- "Little end goes first"


The int 5 at address 1000:

Some other systems use big endian

- **Most** significant byte of multi-byte entity is stored at lowest memory address
- "Big end goes first"

The int 5 at address 1000:








Byte Order Example 1





Byte Order Example 2



Note: Flawed code; uses "b" instructions to manipulate a four-byte memory area

> Intel is **little** endian, so what will be the value of grade?

.section ".data"
grade: .long 'B'
...
.section ".text"
...
Option 1
movb grade, %al
subb \$1, %al
movb %al, grade
...
Option 2
subb \$1, grade

What would be the value of grade if Intel were **big** endian?

Byte Order Example 3



Note: Flawed code; uses "l" instructions to manipulate a one-byte memory area



| .section ".data" |
|-----------------------------|
| grade: .byte 'B' |
| |
| .section ".text" |
| |
| ••• |
| # Option 1 |
| <pre>movl grade, %eax</pre> |
| <pre>subl \$1, %eax</pre> |
| <pre>movl %eax, grade</pre> |
| |
| # Option 2 |
| <pre>subl \$1, grade</pre> |