Princeton University COS 217: Introduction to Programming Systems A Subset of IA-32 Assembly Language

<u>1. Instruction Operands</u>

1.1. Immediate Operands

Syntax: \$*i* **Semantics**: Evaluates to *i*. Note that *i* could be a label...

Syntax: *\$label* Semantics: Evaluates to the memory address denoted by *label*.

1.2. Register Operands

Syntax: rSemantics: Evaluates to reg[*r*], that is, the contents of register *r*.

1.3. Memory Operands

```
Syntax: disp(%base, %index, scale)
```

Semantics:

disp is a literal or label. *base* is a general purpose register. *index* is any general purpose register except EBP. *scale* is the literal 1, 2, 4, or 8.

One of *disp*, *base*, or *index* is required. All other fields are optional.

Evaluates to the contents of memory at a certain address. The address is computed using this formula: disp + reg[base] + (reg[index] * scale)

The default *disp* is 0. The default *scale* is 1. If *base* is omitted, then reg[*base*] evaluates to 0. If *index* is omitted, then reg[*index*] evaluates to 0.

Syntax	Semantics	Description
disp	mem[disp]	Direct Addressing. Often used to access a
		long, word, or byte in the bss, data, or rodata
		section.
(%base)	mem[reg[<i>base</i>]]	Indirect Addressing. Often used to access a
		long, word, or byte in the stack section.
disp(%base)	<pre>mem[disp+reg[base]]</pre>	Base+Displacement Addressing. Often used to
		access a long, word, or byte in the stack
		section.
disp(%base,%index)	<pre>mem[disp+reg[base]</pre>	Indexed Addressing. Often used to access an
	+reg[index]]	array of bytes (characters) in the bss, data, or
		rodata section.
disp(%base,%index, scale)	<pre>mem[disp+reg[base]+</pre>	Scaled Indexed Addressing. Often used to
	(reg[index]*scale)]	access an array of longs or words in the bss,
		data, or rodata section.

<u>2. Assembler Mnemonics</u>

Key:

src: a source operand dest: a destination operand I: an immediate operand R: a register operand M: a memory operand label: a label operand

For each instruction, at most one operand can be a memory operand.

2.1. Data Transfer Mnemonics

Syntax	Semantics	Description
<pre>mov{l,w,b} srcIRM, destRM</pre>	dest = src;	Move. Copy <i>src</i> to <i>dest</i> . Flags affected: None.
<pre>movsb{l,w} srcRM, destR</pre>	dest = src;	Move Sign-Extended Byte. Copy byte operand <i>src</i> to word or long operand <i>dest</i> , extending the sign of <i>src</i> . Flags affected:None.
movswl <i>srcRM, destR</i>	dest = src;	Move Sign-Extended Word . Copy word operand <i>src</i> to long operand <i>dest</i> , extending the sign of <i>src</i> . Flags affected:None.
<pre>movzb{1,w} srcRM, destR</pre>	dest = src;	Move Zero-Extended Byte . Copy byte operand <i>src</i> to word or long operand <i>dest</i> , setting the high-order bytes of <i>dest</i> to 0. Flags affected:None.
movzwl <i>srcRM, destR</i>	dest = src;	Move Zero-Extended Word . Copy word operand <i>src</i> to long operand <i>dest</i> , setting the high-order bytes of <i>dest</i> to 0. Flags affected: None.
<pre>cmov{e,ne, l,le,g,ge, b,be,a,ae} srcRM, destR</pre>	<pre>if (reg[EFLAGS} appropriate) dest = src;</pre>	Conditional move. Copy long or word operand <i>src</i> to long or word register <i>dest</i> iff the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
<pre>push{l,w} srcIRM</pre>	<pre>reg[ESP] = reg[ESP] - {4,2}; mem[reg[ESP]] = src;</pre>	Push . Push <i>src</i> onto the stack. Flags affected: None.
<pre>pop{1,w} destRM</pre>	<pre>dest = mem[reg[ESP]]; reg[ESP] = reg[ESP] + {4,2};</pre>	Pop . Pop from the stack into <i>dest</i> . Flags affected: None.
<pre>lea{l,w} srcM, destR</pre>	dest = &src	Load Effective Address. Assign the address of <i>src</i> to <i>dest</i> . Flags affected: None.
cltd	<pre>reg[EDX:EAX] = reg[EAX];</pre>	Convert Long to Double Register. Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for idivl. Flags affected: None.
cwtd	<pre>reg[DX:AX] = reg[AX];</pre>	Convert Word to Double Register. Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for idivw. Flags affected: None.

cbtw	<pre>reg[AX] = reg[AL];</pre>	Convert Byte to Word. Sign extend the contents of register AL into register AX, typically in preparation for idivb. Flags affected: None.
leave	Equivalent to: movl %ebp, %esp popl %ebp	Leave. Pop a stack frame in preparation for leaving a function. Flags affected: None.

2.2. Arithmetic Mnemonics

Syntax	Semantics	Description
add{l,w,b} <i>srcIRM, destRM</i>	dest = dest + src;	Add. Add <i>src</i> to <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<pre>adc{l,w,b} srcIRM, destRM</pre>	dest = dest + src + C;	Add with Carry. Add <i>src</i> and the C flag to <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<pre>sub{l,w,b} srcIRM, destRM</pre>	dest = dest - src;	Subtract . Subtract <i>src</i> from <i>dest</i> . Flags affected: O, S, Z, A, C, P.
inc{l,w,b} destRM	dest = dest + 1;	Increment . Increment <i>dest</i> . Flags affected: O, S, Z, A, P.
dec{l,w,b} destRM	dest = dest - 1;	Decrement . Decrement <i>dest</i> . Flags affected: O, S, Z, A, P.
neg{l,w,b} <i>destRM</i>	dest = -dest;	Negate. Negate <i>dest</i> . Flags affected: O, S, Z, A, C, P.
imull <i>srcRM</i>	<pre>reg[EDX:EAX] = reg[EAX]*src;</pre>	Signed Multiply . Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P.
imulw <i>srcRM</i>	<pre>reg[DX:AX] = reg[AX]*src;</pre>	Signed Multiply . Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX. Flags affected: O, S, Z, A, C, P.
imulb <i>srcRM</i>	<pre>reg[AX] = reg[AL]*src;</pre>	Signed Multiply . Multiply the contents of register AL by <i>src</i> , and store the product in AX. Flags affected: O, S, Z, A, C, P.
idivl <i>srcRM</i>	<pre>reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;</pre>	Signed Divide . Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX. Flags affected: O, S, Z, A, C, P.
idivw <i>srcRM</i>	<pre>reg[AX] = reg[DX:AX]/src; reg[DX] = reg[DX:AX]%src;</pre>	Signed Divide . Divide the contents of registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder in register DX. Flags affected: O, S, Z, A, C, P.
idivb <i>srcRM</i>	<pre>reg[AL] = reg[AX]/src; reg[AH] = reg[AX]%src;</pre>	Signed Divide . Divide the contents of register AX by <i>src</i> , and store the quotient in register AL and the remainder in register AH. Flags affected: O, S, Z, A, C, P.
mull <i>srcRM</i>	<pre>reg[EDX:EAX] = reg[EAX]*src;</pre>	Unsigned Multiply . Multiply the contents of register EAX by <i>src</i> , and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P.
mulw <i>srcRM</i>	<pre>reg[DX:AX] = reg[AX]*src;</pre>	Unsigned Multiply . Multiply the contents of register AX by <i>src</i> , and store the product in registers DX:AX. Flags affected: O, S, Z, A, C, P.
mulb <i>srcRM</i>	<pre>reg[AX] = reg[AL]*src;</pre>	Unsigned Multiply . Multiply the contents of register AL by <i>src</i> , and store the product in AX. Flags affected: O, S, Z, A, C, P.
divl <i>srcRM</i>	<pre>reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;</pre>	Unsigned Divide . Divide the contents of registers EDX:EAX by <i>src</i> , and store the quotient in register EAX and the remainder in register EDX. Flags affected: O, S, Z, A, C, P.

divw <i>srcRM</i>	<pre>reg[AX] = reg[DX:AX]/src; reg[DX] = reg[DX:AX]%src;</pre>	Unsigned Divide . Divide the contents of registers DX:AX by <i>src</i> , and store the quotient in register AX and the remainder in register DX. Flags affected: O, S, Z, A, C, P.
divb <i>srcRM</i>	<pre>reg[AL] = reg[AX]/src; reg[AH] = reg[AX]%src;</pre>	Unsigned Divide . Divide the contents of register AX by <i>src</i> , and store the quotient in register AL and the remainder in register AH. Flags affected: O, S, Z, A, C, P.

2.3. Bitwise Mnemonics

Syntax	Semantics	Description
and{l,w,b} <i>srcIRM, destRM</i>	dest = dest & src;	And. Bitwise and <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
or{l,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest src;	Or . Bitwise or <i>src</i> nito <i>dest</i> . Flags affected: O, S, Z, A, C, P.
<pre>xor{l,w,b} srcIRM, destRM</pre>	dest = dest ^ src;	Exclusive Or . Bitwise exclusive or <i>src</i> into <i>dest</i> . Flags affected: O, S, Z, A, C, P.
not{l,w,b} <i>destRM</i>	dest = ~dest;	Not . Bitwise not <i>dest</i> . Flags affected: None.
<pre>sal{l,w,b} srcIR, destRM</pre>	dest = dest << src;	Shift Arithmetic Left. Shift <i>dest</i> to the left <i>src</i> bits, filling with zeros. Flags affected: O, S, Z, A, C, P.
<pre>sar{l,w,b} srcIR, destRM</pre>	dest = dest >> src;	Shift Arithmetic Right . Shift <i>dest</i> to the right <i>src</i> bits, sign extending the number. Flags affected: O, S, Z, A, C, P.
<pre>shl{l,w,b} srcIR, destRM</pre>	(Same as sal)	Shift Left. (Same as sal.) Flags affected: O, S, Z, A, C, P.
<pre>shr{l,w,b} srcIR, destRM</pre>	(Same as sar)	Shift Right. Shift <i>dest</i> to the right <i>src</i> bits, filling with zeros. Flags affected: O, S, Z, A, C, P.

2.4. Control Transfer Mnemonics

Syntax	Semantics	Description
<pre>cmp{l,w,b} srcIRM, destRM</pre>	<pre>reg[EFLAGS] = dest comparedWith src;</pre>	Compare . Compute <i>dest</i> - <i>src</i> and set flags in the EFLAGS register based upon the result. Flags affected: O, S, Z, A, C, P.
<pre>test{1,w,b} srcIRM, destRM</pre>	reg[EFLAGS] = dest & src;	Test . Compute <i>dest</i> & <i>src</i> and set flags in the EFLAGS register based upon the result. Flags affected: S, Z, P (O and C set to 0).
<pre>set{e,ne, l,le,g,ge, b,be,a,ae} destRM</pre>	<pre>if (reg[EFLAGS] appropriate) dest = 1; else dest = 0;</pre>	Set. Set one-byte <i>dest</i> to 1 if the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. Otherwise set <i>destRM</i> to 0. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
jmp label	<pre>reg[EIP] = label;</pre>	Jump . Jump to <i>label</i> . Flags affected: None.
jmp * <i>srcR</i>	<pre>reg[EIP] = reg[src];</pre>	Jump indirect. Jump to the address in <i>srcR</i> . Flags affected: None.

j{e,ne, l,le,g,ge, b,be,a, ae} <i>label</i>	<pre>if (reg[EFLAGS] appropriate) reg[EIP] = label;</pre>	Conditional Jump. Jump to <i>label</i> iff the flags in the EFLAGS register indicate a(n) equal to, unequal to, less than, less than or equal to, greater than, greater than or equal to, below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. The l, le, g, and ge forms are used after comparing signed numbers; the b, be, a, and ae forms are used after comparing unsigned numbers. Flags affected: None.
call <i>label</i>	<pre>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = label;</pre>	Call . Call the function that begins at <i>label</i> . Flags affected: None.
call * <i>srcR</i>	<pre>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = reg[src];</pre>	Call indirect . Call the function whose address is in <i>src</i> . Flags affected: None.
ret	<pre>reg[EIP] = mem[reg[ESP]]; reg[ESP] = reg[ESP] + 4;</pre>	Return . Return from the current function. Flags affected: None.
int <i>srcIRM</i>	Generate interrupt number <i>src</i>	Interrupt . Generate interrupt number <i>src</i> . Flags affected: None.

<u>3. Assembler Directives</u>

Syntax	Description	
label:	Record the fact that <i>label</i> marks the current location within the current section.	
.section ".sectionname"	Make the sectionname section the current section.	
.skip n	Skip <i>n</i> bytes of memory in the current section.	
.align <i>n</i>	Skip as many bytes of memory in the current section as necessary so the current location is evenly divisible by <i>n</i> .	
.byte bytevalue1, bytevalue2,	Allocate one byte of memory containing <i>bytevalue1</i> , one byte of memory containing <i>bytevalue2</i> , in the current section.	
.word wordvalue1, wordvalue2,	Allocate two bytes of memory containing <i>wordvalue1</i> , two bytes of memory containing <i>wordvalue2</i> , in the current section.	
.long longvalue1, longvalue2,	Allocate four bytes of memory containing <i>longvalue1</i> , four bytes of memory containing <i>longvalue2</i> , in the current section.	
.ascii "string1", "string2",	Allocate memory containing the characters from <i>string1</i> , <i>string2</i> , in the current section.	
.asciz "string1", "string2",	Allocate memory containing <i>string1</i> , <i>string2</i> ,, where each string is '\0' terminated, in the current section.	
.string "string1", "string2",	Same as .asciz.	
.globl label1, label2,	Mark <i>label1</i> , <i>label2</i> , so they are accessible by code generated from other source code files.	
.equ name, expr	Define name as a symbolic alias for expr.	
.lcomm label, n [,align]	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section [and align the bytes on an <i>align</i> -byte boundary].	
.comm label, n, [,align]	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section, mark label so it is accessible by code generated from other source code files [and align the bytes on an <i>align</i> -byte boundary].	
.type label,@function	Mark <i>label</i> so the linker knows that it denotes the beginning of a function.	

Copyright © 2013 by Robert M. Dondero, Jr.