





## CPU circuit components for TinyTOY **TinyTOY CPU** MAIN MEMORY ALU ALU CONTROL 16 10-bit words Memory Registers • PC Control Clock REGISTERS 4 10-bit words PC IR (040) (5500 (510) (840) (840) **3333** TinyTOY Goal. Complete CPU circuit for TinyTOY (same design extends to TOY and to your computer).

6



### Sequential circuits

- Q. What is a sequential circuit?
- A. A digital circuit (all signals are 0 or 1) with feedback (loops).

### Q. Why sequential circuits?

A. Memory (difference between a DFA and a Turing machine).

#### Basic abstractions

- On and off.
- Wire: Propagates an on/off value.
- Switch: Controls propagation of on/off values through wires.
- Flip-flop: Remembers a value.

## A new ingredient: Circuits with memory

#### Feedback leads to circuits with one of two states

- Ex. two switches, each blocked by the other.
- State determined by whichever switches first.
- Stable (once set, state never changes).

#### An SR flip-flop is two cross-coupled NOR gates.

- Adds an extra line to each switch.
- R (reset) sets state to 0.
- S (set) sets state to 1.



Caveat. Timing of switch vs. propagation delay.





Note. Feedback with three switches is not stable.



## One bit in a processor register (PC and IR)

- Add logic to an SR flip-flop for more precise control
- Provide data value on an input wire instead of using S and R controls.
- Use *enable write* signal to control timing of write.
- Flip-flop value is always available.



#### **Processor registers**

#### Processor registers (PC and IR)

- Store W bits.
- Input and output on W-wire busses.
- Register contents always available on output bus.
- When enable write is asserted, *W* input bits get copied into register.
- Ex 1. PC holds 4-bit address.
- Ex 2. IR holds 10-bit current instruction.









#### **COMPUTER SCIENCE** SEDGEWICK/WAYNE

• Bits and registers

- Main memory and register banks
- Program counter
- Putting the pieces together

## One bit in a main memory bank

#### Add a selection mechanism

- Flip-flop value is not always available.
- Use *select for read* signal to make it available.
- "1-hot" OR to collect the one bit value that is selected.



## Main memory bank: interface

## Main memory bank.

15

http://introcs.cs.princeton.edu

- Bank of *N* words; each stores *W* bits.
- Read and write data to one of *N* words.
- · Address inputs select one word.
- · Addressed word always on output bus.
- When write enabled, *W* input bits are copied into addressed word.





## Main memory bank: component level

#### Main memory bank.

- Bank of *N* words; each stores *W* bits.
- Read and write data to one of *N* words.
- Address inputs select one word.
- Addressed word always on output bus.
- When write enabled, *W* input bits are copied into addressed word.

## Basic mechanisms

- A decoder uses address to switch on one line (through the addressed word)
- "1-hot" OR gates at each bit position take word contents to the output bus.

Example: Read word 2 (10)  $\begin{pmatrix} 1 \\ 0 \end{pmatrix}$ 

component-level implementation (four six-bit words)



## Main memory bank: switch level

#### Main memory bank.

- Bank of N words; each stores W bits.
- Read and write data to one of N words.
- Address inputs select one word.
- Addressed word always on output bus.
- When write enabled, *W* input bits are copied into addressed word.



switch-level implementation

MEMORY (four 6-bit words)

## TinyTOY main memory bank



output

## One bit in a TinyTOY register bank

## Need a second selection mechanism to read two registers at once

- Flip-flop value is *not* always available.
- Use *select 1 for read* signal to make it available on output line 1.
- Use *select 2 for read* signal to make it available on output line 2.
- "1-hot" OR to collect the selected bit values on each line.



#### 19

Rs

20

Type 1 instruction

opcode Rd



#### **COMPUTER SCIENCE** S E D G E W I C K / W A Y N E

Programming

http://introcs.cs.princeton.edu

- Bits and registers
- Main memory and register banks
- Program counter
- Putting the pieces together

## Designing a digital circuit: overview

Steps to design a digital (sequential) circuit

- Design interface: input busses, output busses, control signals.
- Determine components.
- Determine datapath requirements: "flow" of bits.
- Establish control sequence.



## Another useful combinational circuit: Multiplexer

Multiplexer (MUX). Combinational circuit that selects among input buses.

- Puts bit values from input bus i onto output bus.



Typical use. Connect a component in different ways at different times.



## Counter interface

A *counter* holds a value that represents a binary integer and supports three control signals:

- Load. Set value from input bus.
- Increment. Add one to value.
- Enable write. Make value available on output bus.



26

## Counter layout and implementation

Layout and connections establish data paths where information travels.



switch-level implementation



## Control signal sequences and data paths for counter



## Summary of TinyTOY PC circuit

The *program counter* holds an address and supports two control signal sequences:

• Load, then enable write. Set value from input bus (example: branch instruction).

• Increment, then enable write. Add one to value.

Value is written to an internal processor register and available on output bus in both cases.



Next. CPU circuit (10 components, 27 control signals).







## Review: Program counter and instruction register

TOY operates by executing a sequence of instructions.

## Critical abstractions in making this happen

- Program Counter (PC). Memory address of next instruction.
- Instruction Register (IR). Instruction being executed.

#### Fetch-increment-execute cycle

- Fetch: Get instruction from memory into IR.
- Increment: Update PC to point to *next* instruction.
- Execute: Move data to or from memory, change PC, or perform calculations, as specified by IR.



34



## TinyTOY control sequences

Control sequences choreograph the flow of information through the CPU.

- Example 1: Fetch
- Example 2: Increment

• Example 3: ALU instruction [small sequence for each instruction]



FETCH			PC to mem addr MUX IR enable write
INCREMENT			PC increment PC enable write
EXECUTE	0	halt	
	1	add	[IR opcode to decoder] [decoder to ALU select] switch reg input MUX to ALU reg bank enable write
	2	subtract	
	3	and	
	4	xor	
	5	shift left	
	6	shift right	
	7	load address	
	8	load	
	9	store	
	Α	load indirect	
	В	store indirect	
	С	branch zero	
	D	branch positive	
	Е	jump register	
	F	jump and link	







43



# TinyTOY CPU component-level view





# A real microprocessor (MIPS R10000)





COMPUTER SCIENCE S E D G E W I C K / W A Y N E

- D'1 L
- Bits and registers
- Main memory and register banks
- Program counter
- Putting the pieces together

