





Section 6.1









http://introcs.cs.princeton.edu

### Combinational circuits

Q. What is a combinational circuit?

A. A digital circuit (all signals are 0 or 1) with no feedback (no loops).

analog circuit: signals vary continuously

sequential circuit: loops allowed (stay tuned)

Q. Why combinational circuits?

A. Accurate, reliable, general purpose, fast, cheap.

#### **Basic abstractions**

- On and off.
- Wire: propagates on/off value.
- Switch: controls propagation of on/off values through wires.



Applications. Smartphone, tablet, game controller, antilock brakes, microprocessor, ...














http://introcs.cs.princeton.edu


- Building blocks
- Boolean algebra
- Digital circuits
- Adder

# Wires

### Wires propagate on/off values

- ON (1): connected to power.
- OFF (0): not connected to power.
- Any wire connected to a wire that is ON is also ON.
- Drawing convention: "flow" from top, left to bottom, right.






# **Controlled Switch**


# Switches control propagation of on/off values through wires.

• Simplest case involves two connections: control (input) and output.

• control OFF: output ON

• control ON: output OFF







### **Controlled Switch**

#### Switches control propagation of on/off values through wires.

- General case involves three connections: control input, data input and output.
- control OFF: output is connected to input
- control ON: output is disconnected from input






Idealized model of pass transistors found in real integrated circuits.

# Controlled switch: example implementation

# A relay is a physical device that controls a switch with a magnet

- 3 connections: input, output, control.
- Magnetic force pulls on a contact that cuts electrical flow.



### First level of abstraction

Switches and wires model provides separation between physical world and logical world.

- We assume that switches operate as specified.
- That is the only assumption.
- Physical realization of switch is irrelevant to design.


Physical realization dictates performance


- Size.
- Speed.
- Power.

New technology immediately gives new computer.

Better switch? Better computer.

Basis of Moore's law.






# Switches and wires: a first level of abstraction

technology	"information"	switch
pneumatic	air pressure	
fluid	water pressure	
relay	electric potential	

Amusing attempts that do not scale but prove the point



Real-world examples that prove the point

### Switches and wires: a first level of abstraction

VLSI = Very Large Scale Integration

### Technology

Deposit materials on substrate.

#### Key properties

Lines are wires.

Certain crossing lines are controlled switches.


### Key challenge in physical world


Fabricating physical circuits with billions of wires and controlled switches

### Key challenge in "abstract" world


Understanding behavior of circuits with billions of wires and controlled switches


Bottom line. Circuit = Drawing (!)





# Circuit anatomy





Need more levels of abstraction to understand circuit behavior














http://introcs.cs.princeton.edu

- Building blocks
- Boolean algebra
- Digital circuits
- Adder













http://introcs.cs.princeton.edu

- Building blocks
- Boolean algebra
- Digital circuits
- Adder

# Boolean algebra

Developed by George Boole in 1840s to study logic problems

- Variables represent *true* or *false* (1 or 0 for short).
- Basic operations are AND, OR, and NOT (see table below). Widely used in mathematics, logic and computer science.


operation	Java notation	logic notation	circuit design (this lecture)
AND	x && y	$x \wedge y$	xy
OR	x    y	$x \lor y$	x + y
NOT	! x	$\neg \chi$	<i>x</i> '

#### **DeMorgan's Laws**

Example: (stay tuned for proof)

$$(xy)' = (x' + y')$$
  
 $(x + y)' = x'y'$ 

Relevance to circuits. Basis for next level of abstraction.



George Boole 1815–1864



Copyright 2004, Sidney Harris http://www.sciencecartoonsplus.com

# Truth tables

A truth table is a systematic way to define a Boolean function

- One row for each possible set of argument values.
- Each row gives the function value for the specified argument values.
- N inputs:  $2^N$  rows needed.

X	<i>x</i> '			
0	1			
1 0				
NOT				

X	У	xy	
0	0	0	
0	1	0	
1	0	0	
1	1	1	

X	У	x + y
0	0	0
0	1	1
1	0	1
1	1	1

X	У	NOR
0	0	1
0	1	0
1	0	0
1	1	0
		ı

У	XOR
0	0
1	1
0	1
1	0
	1 0

**AND** 

OR

**NOR** 

**XOR** 


# Truth table proofs

### Truth tables are convenient for establishing identities in Boolean logic

- One row for each possibility.
- Identity established if columns match.

#### **Proofs of DeMorgan's laws**

								x' + y'
0	0	0	1	0	0	1	1	1
0	1	0	1	0	1	1	0	1
1	0	0	1	1	0	0	1	1
1	1	1	0	1	1	0	0	0
(xy)' = (x' + y')								



# All Boolean functions of two variables

- Q. How many Boolean functions of two variables?
- A. 16 (all possibilities for the 4 bits in the truth table column).

#### Truth tables for all Boolean functions of 2 variables

X	У	ZERO	AND		X		У	XOR	OR	NOR	EQ	$\neg y$		$\neg x$		NAND	ONE
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

# Functions of three and more variables

- Q. How many Boolean functions of three variables?
- A. 256 (all possibilities for the 8 bits in the truth table column).

X	У	Z	AND	OR	NOR	MAJ	ODD
0	0	0	0	0	1	0	0
0	0	1	0	1	0	0	1
0	1	0	0	1	0	0	1
0	1	1	0	1	0	1	0
1	0	0	0	1	0	0	1
1	0	1	0	1	0	1	0
1	1	0	0	1	0	1	0
1	1	1	1	1	0	1	1

Some Boolean functions of 3 variables

#### Examples

		<b>▼</b>
AND	logical AND	0 iff any inputs is 0 (1 iff all inputs 1)
OR	logical OR	1 iff any input is 1 (0 iff all inputs 0)
NOR	logical NOR	0 iff any input is 1 (1 iff all inputs 0)
MAJ	majority	1 iff more inputs are 1 than 0
ODD	odd parity	1 iff an odd number of inputs are 1

Q. How many Boolean functions of N variables?

A.  $2^{2^N}$ 

N	number of Boolean functions with N variables
2	$2^4 = 16$
3	$2^8 = 256$
4	$2^{16} = 65,536$
5	$2^{32} = 4,294,967,296$
6	$2^{64} = 18,446,744,073,709,551,616$

all extend to N variables

# Universality of AND, OR and NOT

Every Boolean function can be represented as a sum of products

- Form an AND term for each 1 in Boolean function.
- OR all the terms together.

X	У	Z	MAJ	x'yz	xy'z	xyz'	xyz	/
0	0	0	0	0	0 0		0	0
0	0	1	0	0	0 0 0		0	0
0	1	0	0	0	0	0	0	0
0	1	1	1	1	0	0	0	1
1	0	0	0	0	0	0	0	0
1	0	1	1	0	1	0	0	1
1	1	0	1	0	0	1	0	1
1	1	1	1	0	0	0	1	1

x'yz + xy'z + xyz' + xyz = MAJ


Def. A set of operations is *universal* if every Boolean function can be expressed using just those operations.

Fact. { AND, OR, NOT } is universal.

Expressing MAJ as a sum of products













http://introcs.cs.princeton.edu

- Building blocks
- Boolean algebra
- Digital circuits
- Adder














http://introcs.cs.princeton.edu

- Building blocks
- Boolean algebra
- Digital circuits
- Adder

# A basis for digital devices

### Claude Shannon connected circuit design with boolean algebra in 1937.

"Possibly the most important, and also the most famous, master's thesis of the [20th] century."

Howard Gardner

Key idea. Can use boolean algebra to systematically analyze circuit behavior.

#### A Symbolic Analysis of Relay and Switching Circuits

By CLAUDE E. SHANNON

#### I. Introduction

it is frequently necessary to make init is frequently necessary to make in-tricate interconnections of relay contacts and switches. Examples of these cir-cuits occur in automatic telephone exchanges, industrial motor-control equipchanges, industrial motor-control equip-ment, and in almost any circuits designed to perform complex operations auto-matically. In this paper a mathematical analysis of certain of the properties of such networks will be made. Particular attention will be given to the problem of network synthesis. Given certain char-acteristics, it is required to find a circuit incorporating these characteristics. The solution of this type of problem is not unique and methods of finding those par-ticular circuits requiring the least num-ber of relay contacts and switch blades will be studied. Methods will also be while the studied. Metalous will also be described for finding any number of cir-cuits equivalent to a given circuit in all operating characteristics. It will be shown that several of the well-known theorems on impedance networks have roughly analogous theorems in relay circuits. Notable among these are the delta-wye and star-mesh transformations,

N THE CONTROL and protective

and the duality theorem.

The method of attack on these prob-The method of attack on these prob-lems may be described briefly as follows: any circuit is represented by a set of equations, the terms of the equations corresponding to the various relays and switches in the circuit. A calculus is developed for manipulating these equa-tions by simple mathematical processes, most of which are similar to ordinary described accounts. This calculus is algebraic algorisms. This calculus is shown to be exactly analogous to the calculus of propositions used in the sym-

bolic study of logic. For the synthesis problem the desired characteristics are first written as a system of equations, and the equations are then manipulated into the form representing the simplest circuit. The circuit may then be immediately drawn from the equations. By this method it is always possible to find the simplest circuit containing only series and parallel connections, and in some cases the simplest circuit containing any type of connection.

Our notation is taken chiefly from symbolic logic. Of the many systems in

common use we have chosen the one which seems simplest and most suggestive for our interpretation. Some of our phraseology, as node, mesh, delta, wye, etc., is borrowed from ordinary network

A closed circuit in parallel with a closed circuit is a closed circuit.

An open circuit in series with an open circuit is an open circuit. b. 1 + 1 = 1

circuit.

An open circuit in series with a closed circuit in either order (i.e., whether the open circuit is to the right or left of the closed circuit) is an open circuit.

A closed circuit in parallel with an open circuit in either order is a closed circuit. A closed circuit in series with a closed circuit is a closed

closed circuit, and the symbol 1 (unity) to

represent the hindrance of an open cir-cuit. Thus when the circuit a-b is open  $X_{ab} = 1$  and when closed  $X_{ab} = 0$ . Two hindrances  $X_{ab}$  and  $X_{cd}$  will be

Now let the symbol + (plus) be defined to mean the series connection of the two-terminal circuits whose hindranes are added together. Thus  $X_{ab} + X_{at}$  is the

hindrance of the circuit a-d when b and c

mean the hindrance of the circuit formed by connecting the circuits a-b and c-d in parallel. A relay contact or switch will be represented in a circuit by the symbol in figure 1, the letter being the cor-

responding hindrance function. Figure 2 shows the interpretation of the plus sign and figure 3 the multiplication sign. This choice of symbols makes the ma-

nipulation of hindrances very similar to ordinary numerical algebra. It is evident that with the above defi-nitions the following postulates will hold:

FUNDAMENTAL DEFINITIONS

We shall limit our treatment to circuits containing only relay contacts and switches, and therefore at any given time the circuit between any two terminals the circuit between any two terminals must be either open (infinite impedance) or closed (zero impedance). Let us associate a symbol  $X_{sp}$  or more simply  $X_t$ , with the terminals a and b. This variable, a function of time, will be called the hindrance of the two-terminal circuit a-b. The symbol 0 (zero) will be used to represent the hindrance of a

These are sufficient to develop all the theorems which will be used in connection with circuits containing only series and arranged in pairs to emphasize a duality relationship between the operations of addition and multiplication and the quantities zero and one. Thus, if in any of the a potulate the zero's are re-placed by one's and the multiplications by additions and vice versa, the cor-responding b postulate will result. This affect is of great importance. It gives each theorem a dual theorem, it being encessary to prove only one to establish both. The only one of these postulates which differs from ordinary adaptar is it. However, this enables greet simplification of these controls of the complex of the provided of the control of the cont quantities zero and one. Thus, if is

Claude Shannon 1916-2001

Shannon-Relay Circuits


# A second level of abstraction: logic gates

boolean function	notation	truth table	classic symbol	our symbol	under the cover circuit (gate)	proof
NOT	<i>x</i> '	x x' 0   1 1   0	x — o— x '	<i>x</i> <b>− −</b> <i>x</i> '	×	1 iff x is 0
NOR	(x + y)'	x         y         NOR           0         0         1           0         1         0           1         0         0           1         1         0	<i>x</i> − <i>y</i> − <i>x+y</i>	$\begin{array}{c} x & y \\ \hline NOR & -(x+y)' \end{array}$	•	1 iff x and y are both 0
OR	x + y	x         y         OR           0         0         0           0         1         1           1         0         1           1         1         1	x —	$ \begin{array}{c c} x & y \\ \hline  & \\  & \\  & \\  & \\  & \\  & \\  & \\ $	•++	NOR
AND	xy	x     y     AND       0     0     0       0     1     0       1     0     0       1     1     1	x xy	X Y AND -xy	**	xy = (x' + y')'

# Gates with arbitrarily many inputs

#### Multiway gates.

- OR: 1 if any input is 1; 0 if all inputs are 0.
- NOR: 0 if any input is 1; 1 if all inputs are 0.
- Generalized: Negate some inputs.




# Generalized NOR gate application: Decoder

# A *decoder* uses a binary address to switch on a single output line

- *n* address inputs, 2<sup>*n*</sup> outputs.
- Uses all  $2^n$  different generalized *NOR* gates.
- Addressed output line is 1; all others are 0.

v	W	Z	$a_0$	aı	$a_2$	<b>a</b> <sub>3</sub>	<b>a</b> 4	<b>a</b> 5	<b>a</b> 6	<b>a</b> 7
X	y z		x'y'z'	x'y'z	x'yz'	x'yz	xy'z'	xy'z	xyz'	XYZ
			( <i>x</i> + <i>y</i> + <i>z</i> )'	(x+y+z')'	(x+y'+z)'	(x+y'+z')'	(x'+y+z)'	(x+y'+z)'	(x'+y'+z)'	(x'+y'+z')'
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Next. Circuits for *any* boolean function.




# Creating a digital circuit that computes a boolean function: majority


#### Use the truth table


- Identify rows where the function is 1.
- Use a generalized NOR gate for each.
- OR the results together.

#### **Example 1: Majority function**

X	У	Z	MAJ								
0	0	0	0	generalized NORs							
0	0	1	0	implement AND terms in sum-of -products							
0	1	0	0	<b>\</b>							
0	1	1	1								
1	0	0	0								
1	0	1	1	NOR $xy'z = (x' + y + z')'$							
1	1	0		xyz' = (x' + y' + z)'							
1	1	1									
AJ = x'	J = x'yz + xy'z + xyz' + xyz										







MAJ

# Creating a digital circuit that computes a boolean function: odd parity


#### Use the truth table

- Identify rows where the function is 1.
- Use a generalized NOR gate for each.
- OR the results together.

#### **Example 2: Odd parity function**

X	У	Z	ODD	
0	0	0	0	
0	0	1		
0	1	0		
0	1	1	0	
1	0	0		xy'z' = (x' + y + z)'
1	0	1	0	
1	1	0	0	
1	1	1		

$$ODD = x'y'z + x'yz' + xy'z' + xyz$$



# Combinational circuit design: Summary

Problem: Design a circuit that computes a given boolean function.

#### Ingredients


- OR gates.
- NOT gates.
- NOR gates.
- Wire.

#### Method

- Step 1: Represent input and output with Boolean variables.
- Step 2: Construct truth table to define the function.
- Step 3: Identify rows where the function is 1.
- Step 4: Use a generalized NOR for each and OR the results.

Bottom line (profound idea): Yields a circuit for ANY function. Caveat (stay tuned): Circuit might be huge.

X	У	Z	MAJ	X	У	Z	ODD
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	1
0	1	0	0	0	1	0	1
0	1	1	1	0	1	1	0
1	0	0	0	1	0	0	1
1	0	1	1	1	0	1	0
1	1	0	1	1	1	0	0
1	1	1	(1)	1	1	1	(1)



# TEQ on combinational circuit design

Q. Design a circuit to implement XOR(x, y).

not really a TEQ because we usually frame these as multiple choice

# TEQ on combinational circuit design

Q. Design a circuit to implement XOR(x, y).

not really a TEQ because we usually frame these as multiple choice


#### A. Use the truth table

- Identify rows where the function is 1.
- Use a generalized NOR gate for each.
- OR the results together.

#### **XOR** function

	XOR	У	X
	0	0	0
	1	1	0
x  =  x' + y	1	0	1
	0	1	1


$$XOR = x'y + xy'$$



# Encapsulation

### Encapsulation in hardware design mirrors familiar principles in software design

- Building a circuit from wires and switches is the *implementation*.
- Define a circuit by its inputs and outputs is the API.
- We control complexity by encapsulating circuits as we do with ADTs.
















http://introcs.cs.princeton.edu

- Building blocks
- Boolean algebra
- Digital circuits
- Adder

















http://introcs.cs.princeton.edu

- Building blocks
- Boolean algebra
- Digital circuits
- Adder

Goal. x + y = z for 4-bit binary integers.  $\leftarrow$  same ideas scale to 64-bit adder in your computer

- 4-bit adder: 9 inputs, 5 outputs.
- Each output is a boolean function of the inputs.



1	0	0	1	_
	2	4	7	7
+	9	5	1	9
1	1	9	9	6

	1	1	0	0
	0	0	1	0
+	0	1	1	1
	1	0	0	1

carry out→	<b>C</b> 4	<b>C</b> 3	<b>C</b> 2	<b>C</b> 1	<b>C</b> 0	← carry ir
		<b>X</b> 3	<b>X</b> 2	<b>X</b> 1	<b>X</b> 0	
	+	<b>y</b> 3	<b>y</b> 2	<b>y</b> 1	<b>y</b> 0	
		<b>Z</b> 3	<b>Z</b> 2	<b>Z</b> 1	<b>Z</b> 0	

Goal: x + y = z for 4-bit integers.

Strawman solution: Build truth tables for each output bit.

<b>C</b> 4	<b>C</b> 3	<i>C</i> <sub>2</sub>	<b>C</b> 1	<b>C</b> 0	
	<b>X</b> 3	<b>X</b> 2	<b>X</b> 1	<b>X</b> 0	
+	<b>y</b> 3	<b>y</b> 2	<b>y</b> 1	<b>y</b> 0	
	<b>Z</b> 3	<b>Z</b> 2	<b>Z</b> 1	<b>Z</b> 0	

4-bit adder truth table

$c_0$	<b>X</b> 3	<b>X</b> 2	<b>X</b> 1	<b>X</b> 0	<b>y</b> 3	<b>y</b> 2	<b>y</b> 1	<b>y</b> 0	<b>C</b> 4	<b>Z</b> 3	<b>Z</b> 2	<b>Z</b> 1	<b>Z</b> 0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>K</b>
0	0	0	0	0	0	0	0	1	0	0	0	0	1	
0	0	0	0	0	0	0	1	0	0	0	0	1	0	
0	0	0	0	0	0	0	1	1	0	0	0	1	1	$2^{8+1} = 512 \text{ rows}$
1	1	1	1	1	1	1	1	0	1	1	1	1	0	
1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Q. Why is this a bad idea?

A. 128-bit adder:  $2^{256+1}$  rows >> # electrons in universe!

Goal: x + y = z for 4-bit integers.

#### Do one bit at a time.

- Build truth table for carry bit.
- Build truth table for sum bit.

# A surprise!

- Carry bit is MAJ.
- Sum bit is ODD.

<b>C</b> 4	<b>C</b> 3	<b>C</b> 2	<i>C</i> 1	<b>C</b> 0
	<b>X</b> 3	<b>X</b> 2	<b>X</b> 1	<b>X</b> 0
+	<b>y</b> 3	<b>y</b> 2	<b>y</b> 1	<b>y</b> 0
	<b>Z</b> 3	<b>Z</b> 2	<b>Z</b> 1	<b>Z</b> 0

	Χi	<b>y</b> i	Ci	<i>Ci</i> +1	MAJ
carry bit	0	0	0	0	0
	0	0	1	0	0
	0	1	0	0	0
	0	1	1	1	1
	1	0	0	0	0
	1	0	1	1	1
	1	1	0	1	1
	1	1	1	1	1


sum bit	Xi	<b>y</b> i	Ci	Zi	ODD
	0	0	0	0	0
	0	0	1	1	1
	0	1	0	1	1
	0	1	1	0	0
	1	0	0	1	1
	1	0	1	0	0
	1	1	0	0	0
	1	1	1	1	1

Goal: x + y = z for 4-bit integers.

#### Do one bit at a time.

- Use MAJ and ODD circuits.
- Chain together 1-bit adders to "ripple" carries.


<b>C</b> 4	<b>C</b> 3	<b>C</b> 2	<i>C</i> <sub>1</sub>	<b>C</b> 0
	<b>X</b> 3	<b>X</b> 2	<b>X</b> 1	<b>X</b> 0
+	<b>y</b> 3	<b>y</b> 2	<b>y</b> 1	<b>y</b> 0
	<b>Z</b> 3	<b>Z</b> 2	<b>Z</b> 1	<b>Z</b> 0




# Adder interface


A bus is a group of wires that connect components (carrying data values).

<b>C</b> 4	<b>C</b> 3	<b>C</b> 2	<i>C</i> 1	<b>C</b> 0
	<b>X</b> 3	<b>X</b> 2	<b>X</b> 1	<b>X</b> 0
+	<b>y</b> 3	<b>y</b> 2	<b>y</b> 1	<b>y</b> 0
	<b>Z</b> 3	<b>Z</b> 2	<b>Z</b> 1	<b>Z</b> 0




# Adder component-level view





# Adder switch-level view






# Arithmetic and logic unit (ALU)

# ALU: A large combinatorial circuit—the calculator at the heart of your computer

- Add *x*+*y*.
- Subtract (by first negating y).
- Bitwise AND (trivial).
- Bitwise XOR (TEQ).
- Shift left and right (details omitted).
- ...

#### Key component: A decoder!

- All circuits compute a result.
- Decoder uses opcode to select exactly one of the results for the output bus (many details omitted).




# Summary


Lessons for software design apply to hardware!

- Interface describes behavior of circuit.
- Implementation gives details of how to build it.
- Boolean logic gives understanding of behavior.

Layers of abstraction apply with a vengeance!

- On/off.
- Controlled switch. [relay, pass transistor]
- Gates. [NOT, NOR, OR, AND]
- Boolean functions. [MAJ, ODD]
- Adder.
- ...
- ALU.
- ...
- TOY machine (stay tuned).
- Your computer.




















http://introcs.cs.princeton.edu

- Building blocks
- Boolean algebra
- Digital circuits
- Adder







Section 6.1









http://introcs.cs.princeton.edu