

## 20. Combinational Circuits

<http://introc.cs.princeton.edu>

### Combinational circuits

Q. What is a combinational circuit?

A. A digital circuit (all signals are 0 or 1) with no feedback (no loops).

*analog circuit: signals vary continuously*

*sequential circuit: loops allowed (stay tuned)*

Q. Why combinational circuits?


A. Accurate, reliable, general purpose, fast, cheap.

#### Basic abstractions

- On and off.
- Wire: propagates on/off value.
- Switch: controls propagation of on/off values through wires.



Applications. Smartphone, tablet, game controller, antilock brakes, *microprocessor*, ...



## 20. Combinational Circuits


<http://introc.cs.princeton.edu>

- Building blocks
- Boolean algebra
- Digital circuits
- Adder

### Wires

#### Wires propagate on/off values



- ON (1): connected to power.
- OFF (0): not connected to power.
- Any wire connected to a wire that is ON is also ON.
- Drawing convention: "flow" from top, left to bottom, right.



## Controlled Switch

Switches control propagation of on/off values through wires.

- Simplest case involves two connections: control (input) and output.
- control OFF: output ON
- control ON: output OFF




5

## Controlled Switch

Switches control propagation of on/off values through wires.

- General case involves *three* connections: control input, *data input* and output.
- control OFF: output is **connected** to input
- control ON: output is **disconnected** from input




Idealized model of *pass transistors* found in real integrated circuits.

6

## Controlled switch: example implementation

A *relay* is a physical device that controls a switch with a magnet

- 3 connections: input, output, control.
- Magnetic force pulls on a contact that cuts electrical flow.



7

## First level of abstraction

Switches and wires model provides separation between physical world and logical world.

- We assume that switches operate as specified.
- That is the only assumption.
- Physical realization of switch is irrelevant to design.

Physical realization dictates *performance*

- Size.
- Speed.
- Power.

New technology **immediately** gives new computer.

Better switch? Better computer.




Basis of Moore's law.








all built with  
"switches and wires"

8

## Switches and wires: a first level of abstraction

technology	"information"	switch
pneumatic	air pressure	
fluid	water pressure	
relay	electric potential	

Amusing attempts that do not scale but prove the point

technology	switch
relay	
vacuum tube	
transistor	
"pass transistor" in integrated circuit	
atom-thick transistor	

Real-world examples that prove the point

9

## Switches and wires: a first level of abstraction

VLSI = Very Large Scale Integration

### Technology

Deposit materials on substrate.

### Key properties

Lines are wires.

Certain crossing lines are controlled switches.



### Key challenge in physical world

Fabricating physical circuits with billions of wires and controlled switches

### Key challenge in "abstract" world


Understanding behavior of circuits with billions of wires and controlled switches

Bottom line. Circuit = Drawing (!)




10

## Circuit anatomy



11


COMPUTER SCIENCE  
SEDGWICK / WAYNE



<http://introcs.cs.princeton.edu>

## 20. Combinational Circuits

- Building blocks
- Boolean algebra
- Digital circuits
- Adder



## 20. Combinational Circuits

- Building blocks
- Boolean algebra
- Digital circuits
- Adder


<http://introc.cs.princeton.edu>

## Boolean algebra

Developed by George Boole in 1840s to study logic problems

- Variables represent *true* or *false* (1 or 0 for short).
- Basic operations are AND, OR, and NOT (see table below).

Widely used in mathematics, logic and computer science.



George Boole  
1815–1864

operation	Java notation	logic notation	circuit design (this lecture)
AND	x && y	$x \wedge y$	xy
OR	x    y	$x \vee y$	x + y
NOT	!x	$\neg x$	x'

← various notations in common use

### DeMorgan's Laws

$$(xy)' = (x' + y')$$

$$(x + y)' = x'y'$$

Example: (stay tuned for proof)



Copyright 2004, Sidney Harris  
<http://www.sciencecartoonsplus.com>

Relevance to circuits. Basis for next level of abstraction.

## Truth tables

A **truth table** is a systematic way to define a Boolean function

- One row for each possible set of argument values.
- Each row gives the function value for the specified argument values.
- $N$  inputs:  $2^N$  rows needed.

x	x'
0	1
1	0

NOT

x	y	xy
0	0	0
0	1	0
1	0	0
1	1	1

AND

x	y	x + y
0	0	0
0	1	1
1	0	1
1	1	1

OR

x	y	NOR
0	0	1
0	1	0
1	0	0
1	1	0

NOR

x	y	XOR
0	0	0
0	1	1
1	0	1
1	1	0

XOR

## Truth table proofs

Truth tables are convenient for establishing identities in Boolean logic

- One row for each possibility.
- Identity established if columns match.

### Proofs of DeMorgan's laws

x	y	xy	(xy)'	x	y	x'	y'	x' + y'
0	0	0	1	0	0	1	1	1
0	1	0	1	0	1	1	0	1
1	0	0	1	1	0	0	1	1
1	1	1	0	1	1	0	0	0

$$(xy)' = (x' + y')$$

NOR				NOR				
x	y	x + y	(x + y)'	x	y	x'	y'	x'y'
0	0	0	1	0	0	1	1	1
0	1	1	0	0	1	1	0	0
1	0	1	0	1	0	0	1	0
1	1	1	0	1	1	0	0	0

$$(x + y)' = x'y'$$

## All Boolean functions of two variables

Q. How many Boolean functions of two variables?

A. 16 (all possibilities for the 4 bits in the truth table column).

### Truth tables for all Boolean functions of 2 variables

x	y	ZERO	AND	x	y	XOR	OR	NOR	EQ	$\neg y$	$\neg x$	NAND	ONE
0	0	0	0	0	0	0	0	1	1	1	1	1	1
0	1	0	0	0	1	1	1	0	0	0	0	1	1
1	0	0	0	1	0	0	1	1	0	0	1	0	0
1	1	0	1	0	1	0	1	0	1	0	1	0	1

17

## Functions of three and more variables

Q. How many Boolean functions of *three* variables?

A. 256 (all possibilities for the 8 bits in the truth table column).

x	y	z	AND	OR	NOR	MAJ	ODD
0	0	0	0	0	1	0	0
0	0	1	0	1	0	0	1
0	1	0	0	1	0	0	1
0	1	1	0	1	0	1	0
1	0	0	0	1	0	0	1
1	0	1	0	1	0	1	0
1	1	0	0	1	0	1	0
1	1	1	1	1	0	1	1

Some Boolean functions of 3 variables

Examples

		all extend to $N$ variables
AND	logical AND	0 iff <i>any</i> inputs is 0 (1 iff all inputs 1)
OR	logical OR	1 iff <i>any</i> input is 1 (0 iff all inputs 0)
NOR	logical NOR	0 iff <i>any</i> input is 1 (1 iff all inputs 0)
MAJ	majority	1 iff more inputs are 1 than 0
ODD	odd parity	1 iff an odd number of inputs are 1

Q. How many Boolean functions of  $N$  variables?

A.  $2^{2^N}$

$N$	number of Boolean functions with $N$ variables
2	$2^4 = 16$
3	$2^8 = 256$
4	$2^{16} = 65,536$
5	$2^{32} = 4,294,967,296$
6	$2^{64} = 18,446,744,073,709,551,616$

18

## Universality of AND, OR and NOT

Every Boolean function can be represented as a **sum of products**

- Form an AND term for each 1 in Boolean function.
- OR all the terms together.

x	y	z	MAJ	$x'yz$	$xy'z$	$xyz'$	$xyz$
0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	0
0	1	1	1	1	0	0	1
1	0	0	0	0	0	0	0
1	0	1	1	0	1	0	1
1	1	0	1	0	0	1	1
1	1	1	1	0	0	0	1


$x'yz + xy'z + xyz' + xyz = \text{MAJ}$

Expressing MAJ as a sum of products

**Def.** A set of operations is *universal* if every Boolean function can be expressed using just those operations.

**Fact.** { AND, OR, NOT } is universal.


19



<http://introcs.cs.princeton.edu>

## 20. Combinational Circuits

- Building blocks
- **Boolean algebra**
- Digital circuits
- Adder



## 20. Combinational Circuits

- Building blocks
- Boolean algebra
- Digital circuits
- Adder

<http://intros.cs.princeton.edu>

## A basis for digital devices

Claude Shannon connected circuit design with *boolean algebra* in 1937.



Claude Shannon  
1916–2001

*"Possibly the most important, and also the most famous, master's thesis of the [20th] century."*  
—Howard Gardner

**Key idea.** Can use boolean algebra to systematically analyze circuit behavior.



## A second level of abstraction: logic gates

boolean function	notation	truth table	classic symbol	our symbol	under the cover circuit (gate)	proof															
NOT	$x'$	<table border="1"> <tr><td>x</td><td>x'</td></tr> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </table>	x	x'	0	1	1	0				1 iff x is 0									
x	x'																				
0	1																				
1	0																				
NOR	$(x + y)'$	<table border="1"> <tr><td>x</td><td>y</td><td>NOR</td></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	x	y	NOR	0	0	1	0	1	0	1	0	0	1	1	0				1 iff x and y are both 0
x	y	NOR																			
0	0	1																			
0	1	0																			
1	0	0																			
1	1	0																			
OR	$x + y$	<table border="1"> <tr><td>x</td><td>y</td><td>OR</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x	y	OR	0	0	0	0	1	1	1	0	1	1	1	1				$x + y = ((x + y)')'$
x	y	OR																			
0	0	0																			
0	1	1																			
1	0	1																			
1	1	1																			
AND	$xy$	<table border="1"> <tr><td>x</td><td>y</td><td>AND</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x	y	AND	0	0	0	0	1	0	1	0	0	1	1	1				$xy = (x' + y')'$
x	y	AND																			
0	0	0																			
0	1	0																			
1	0	0																			
1	1	1																			

## Gates with arbitrarily many inputs

### Multway gates.

- OR: 1 if any input is 1; 0 if all inputs are 0.
- NOR: 0 if any input is 1; 1 if all inputs are 0.
- Generalized: Negate some inputs.

	classic symbol	our symbol	under the cover
multiway OR gate			
multiway NOR gate			
generalized			


## Generalized NOR gate application: Decoder

A decoder uses a binary address to switch on a single output line

- $n$  address inputs,  $2^n$  outputs.
- Uses all  $2^n$  different generalized NOR gates.
- Addressed output line is 1; all others are 0.

x	y	z	$a_0$	$a_1$	$a_2$	$a_3$	$a_4$	$a_5$	$a_6$	$a_7$
			$x'y'z'$	$x'y'z$	$x'y'z'$	$x'y'z$	$xy'z'$	$xy'z$	$xyz'$	$xyz$
			$(x+y+z)'$	$(x+y+z)$	$(x+y+z)'$	$(x+y+z)$	$(x+y+z)'$	$(x+y+z)$	$(x+y+z)'$	$(x+y+z)$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Next. Circuits for any boolean function.



25

## Creating a digital circuit that computes a boolean function: majority

Use the truth table

- Identify rows where the function is 1.
- Use a generalized NOR gate for each.
- OR the results together.

Example 1: Majority function

x	y	z	MAJ
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


generalized NORs implement AND terms in sum-of-products

$$x'y'z = (x + y' + z)'$$

$$xy'z = (x' + y + z)'$$

$$xyz = (x' + y' + z')$$

$$MAJ = x'y'z + xy'z + xyz' + xyz$$



26

## Creating a digital circuit that computes a boolean function: odd parity

Use the truth table

- Identify rows where the function is 1.
- Use a generalized NOR gate for each.
- OR the results together.

Example 2: Odd parity function

x	y	z	ODD
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


$$ODD = x'y'z + x'y'z' + xy'z + xyz$$

$$x'y'z = (x + y' + z)'$$

$$x'y'z' = (x' + y' + z)'$$

$$xy'z = (x' + y + z)'$$

$$xyz = (x' + y' + z')$$



27

## Combinational circuit design: Summary

Problem: Design a circuit that computes a given boolean function.

Ingredients


- OR gates.
- NOT gates.
- NOR gates.
- Wire.

Method

- Step 1: Represent input and output with Boolean variables.
- Step 2: Construct truth table to define the function.
- Step 3: Identify rows where the function is 1.
- Step 4: Use a generalized NOR for each and OR the results.

Bottom line (profound idea): Yields a circuit for ANY function.

Caveat (stay tuned): Circuit might be huge.



28

## TEQ on combinational circuit design

Q. Design a circuit to implement XOR(x, y). ← not really a TEQ because we usually frame these as multiple choice

29

## TEQ on combinational circuit design


Q. Design a circuit to implement XOR(x, y). ← not really a TEQ because we usually frame these as multiple choice

### A. Use the truth table


- Identify rows where the function is 1.
- Use a generalized NOR gate for each.
- OR the results together.

### XOR function

x	y	XOR
0	0	0
0	1	1
1	0	1
1	1	0



$$XOR = x'y + xy'$$




30


## Encapsulation

Encapsulation in hardware design mirrors familiar principles in software design

- Building a circuit from wires and switches is the *implementation*.
- Define a circuit by its inputs and outputs is the *API*.
- We control complexity by *encapsulating* circuits as we do with *ADTs*.



31



<http://introc.cs.princeton.edu>

## 20. Combinational Circuits

- Building blocks
- Boolean algebra
- Digital circuits
- Adder



INTRODUCTION TO  
**Programming**  
in Java



An Interdisciplinary Approach

Robert Sedgewick · Kevin Wayne

<http://introcs.cs.princeton.edu>

## 20. Combinational Circuits

- Building blocks
- Boolean algebra
- Digital circuits
- **Adder**


### Let's make an adder circuit

Goal.  $x + y = z$  for 4-bit binary integers. ← same ideas scale to 64-bit adder in your computer

- 4-bit adder: 9 inputs, 5 outputs.
- Each output is a boolean function of the inputs.

1	0	0	1	
	2	4	7	7
+	9	5	1	9
1	1	9	9	6

1	1	0	0
	0	0	1
+	0	1	1
	1	0	1



carry out →	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub> ← carry in
	x <sub>3</sub>	x <sub>2</sub>	x <sub>1</sub>	x <sub>0</sub>	
+	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>	
	z <sub>3</sub>	z <sub>2</sub>	z <sub>1</sub>	z <sub>0</sub>	

### Let's make an adder circuit

Goal:  $x + y = z$  for 4-bit integers.

Strawman solution: Build truth tables for each output bit.

C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
	x <sub>3</sub>	x <sub>2</sub>	x <sub>1</sub>	x <sub>0</sub>
+	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>
	z <sub>3</sub>	z <sub>2</sub>	z <sub>1</sub>	z <sub>0</sub>

4-bit adder truth table

C <sub>0</sub>	x <sub>3</sub>	x <sub>2</sub>	x <sub>1</sub>	x <sub>0</sub>	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>	C <sub>4</sub>	z <sub>3</sub>	z <sub>2</sub>	z <sub>1</sub>	z <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	1	1	0	0	0	1	1
							...						
1	1	1	1	1	1	1	1	1	0	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

→ 2<sup>8+1</sup> = 512 rows!

Q. Why is this a bad idea?

A. 128-bit adder: 2<sup>256+1</sup> rows >> # electrons in universe!

### Let's make an adder circuit

Goal:  $x + y = z$  for 4-bit integers.

Do one bit at a time.

- Build truth table for carry bit.
- Build truth table for sum bit.

A surprise!

- Carry bit is MAJ.
- Sum bit is ODD.

C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
	x <sub>3</sub>	x <sub>2</sub>	x <sub>1</sub>	x <sub>0</sub>
+	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>
	z <sub>3</sub>	z <sub>2</sub>	z <sub>1</sub>	z <sub>0</sub>

X <sub>i</sub>	y <sub>i</sub>	C <sub>i</sub>	C <sub>i+1</sub>	MAJ
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

carry bit

X <sub>i</sub>	y <sub>i</sub>	C <sub>i</sub>	Z <sub>i</sub>	ODD
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

sum bit


## Let's make an adder circuit

Goal:  $x + y = z$  for 4-bit integers.

Do one bit at a time.

- Use MAJ and ODD circuits.
- Chain together 1-bit adders to "ripple" carries.

C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>
+	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
	Z <sub>3</sub>	Z <sub>2</sub>	Z <sub>1</sub>	Z <sub>0</sub>




37

## Adder interface

A **bus** is a group of wires that connect components (carrying data values).


C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>
+	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
	Z <sub>3</sub>	Z <sub>2</sub>	Z <sub>1</sub>	Z <sub>0</sub>



38

## Adder component-level view


C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>
+	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
	Z <sub>3</sub>	Z <sub>2</sub>	Z <sub>1</sub>	Z <sub>0</sub>



39

## Adder switch-level view

C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>
+	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
	Z <sub>3</sub>	Z <sub>2</sub>	Z <sub>1</sub>	Z <sub>0</sub>



40


## Arithmetic and logic unit (ALU)

ALU: A large combinatorial circuit—the calculator at the heart of your computer

- Add  $x+y$ .
- Subtract (by first negating  $y$ ).
- Bitwise AND (trivial).
- Bitwise XOR (TEQ).
- Shift left and right (details omitted).
- ...

**Key component:** A decoder!

- All circuits compute a result.
- Decoder uses opcode to select exactly one of the results for the output bus (many details omitted).



41


## Summary

Lessons for software design apply to hardware!

- Interface describes behavior of circuit.
- Implementation gives details of how to build it.
- Boolean logic gives understanding of behavior.


Layers of abstraction apply with a vengeance!

- On/off.
- Controlled switch. [relay, pass transistor]
- Gates. [NOT, NOR, OR, AND]
- Boolean functions. [MAJ, ODD]
- Adder.
- ...
- ALU.
- ...
- TOY machine (stay tuned).
- Your computer.



42

COMPUTER SCIENCE  
SEDGWICK / WAYNE




<http://introc.cs.princeton.edu>

## 20. Combinational Circuits

- Building blocks
- Boolean algebra
- Digital circuits
- **Adder**

COMPUTER SCIENCE  
SEDGWICK / WAYNE



<http://introc.cs.princeton.edu>

## 20. Combinational Circuits